



# MCUXpresso SDK Documentation

Release 25.06.00



NXP  
Jun 26, 2025



# Table of contents

<b>1</b>	<b>FRDM-MCXE31B</b>	<b>3</b>
1.1	Overview	3
1.2	Getting Started with MCUXpresso SDK Package	3
1.2.1	Getting Started with Package	3
1.3	Getting Started with MCUXpresso SDK GitHub	19
1.3.1	Getting Started with MCUXpresso SDK Repository	19
1.4	Release Notes	32
1.4.1	MCUXpresso SDK Release Notes	32
1.5	ChangeLog	35
1.5.1	MCUXpresso SDK Changelog	35
1.6	Driver API Reference Manual	100
1.7	Middleware Documentation	100
1.7.1	FreeRTOS	100
<b>2</b>	<b>MCXE31B</b>	<b>101</b>
2.1	BCTU: BCTU Module	101
2.2	CACHE: ARMV7-M7 CACHE Memory Controller	111
2.3	Clock Driver	114
2.4	CMU_FC: CMU_FC Driver	131
2.5	Cmu_fc	131
2.6	CMU_FM: CMU_FM Driver	134
2.7	CRC: Cyclic Redundancy Check Driver	137
2.8	DCM_GPR: Device Configuration Module General-Purpose Registers	140
2.9	DMAMUX: Direct Memory Access Multiplexer Driver	143
2.10	eDMA: Enhanced Direct Memory Access (eDMA) Controller Driver	144
2.11	eDMA core Driver	175
2.12	eDMA soc Driver	182
2.13	FlexCAN: Flex Controller Area Network Driver	182
2.14	FlexCAN Driver	182
2.15	FlexCAN eDMA Driver	229
2.16	FlexIO: FlexIO Driver	232
2.17	FlexIO Driver	232
2.18	FlexIO eDMA I2S Driver	249
2.19	FlexIO eDMA MCU Interface LCD Driver	253
2.20	FlexIO eDMA SPI Driver	255
2.21	FlexIO eDMA UART Driver	259
2.22	FlexIO I2C Master Driver	262
2.23	FlexIO I2S Driver	270
2.24	FlexIO MCU Interface LCD Driver	281
2.25	FlexIO SPI Driver	292
2.26	FlexIO UART Driver	305
2.27	INTM: Interrupt Monitor Driver	316
2.28	Common Driver	319
2.29	LCU: Logic Control Unit Driver	330
2.30	LPCMP: Low Power Analog Comparator Driver	344
2.31	LPI2C: Low Power Inter-Integrated Circuit Driver	354

2.32	LPI2C Master Driver	355
2.33	LPI2C Master DMA Driver	369
2.34	LPI2C Slave Driver	372
2.35	LPSPi: Low Power Serial Peripheral Interface	382
2.36	LPSPi Peripheral driver	382
2.37	LPSPi eDMA Driver	403
2.38	LPUART: Low Power Universal Asynchronous Receiver/Transmitter Driver	410
2.39	LPUART Driver	410
2.40	LPUART eDMA Driver	429
2.41	Mc_rgm	432
2.42	MCM: Miscellaneous Control Module	436
2.43	MSCM: Miscellaneous System Control	441
2.44	PIT: Periodic Interrupt Timer	442
2.45	QSPi: Quad Serial Peripheral Interface	448
2.46	Quad Serial Peripheral Interface Driver	448
2.47	RTC: Real Time Clock	461
2.48	SAR_ADC: SAR_ADC Module	463
2.49	SEMA42: Hardware Semaphores Driver	493
2.50	Siul2	496
2.51	STM: STM Driver	509
2.52	SWT: Software Watchdog Timer	512
2.53	TEMPSENSE: Temperature Sensor Module	516
2.54	TRGMUX: Trigger Mux Driver	518
2.55	TSPC: Touch Sensing Pin Coupling	519
2.56	WKPU: Wakeup Unit driver	520
2.57	XBIC: Crossbar Integrity Checker	527
2.58	XRDC: Extended Resource Domain Controller	532
<b>3</b>	<b>Middleware</b>	<b>553</b>
<b>4</b>	<b>RTOS</b>	<b>555</b>
4.1	FreeRTOS	555
4.1.1	FreeRTOS kernel	555
4.1.2	FreeRTOS drivers	555
4.1.3	backoffalgorithm	555
4.1.4	corehttp	555
4.1.5	corejson	555
4.1.6	coremqtt	556
4.1.7	coremqtt-agent	556
4.1.8	corepkcs11	556
4.1.9	freertos-plus-tcp	556

This documentation contains information specific to the frdm-mcxe31b board.



# Chapter 1

## FRDM-MCXE31B

### 1.1 Overview

The FRDM-MCXE31B board is a design and evaluation platform based on the NXP MCXE31B microcontroller (MCU). NXP MCXE31B MCU based on an Arm Cortex- M7 core, running at speeds of up to 160 MHz with a 2.70–5.5 V supply. The FRDM-MCXE31B board consists of one MCXE31B device with a 64 Mbit external serial flash (provided by Winbond). The board also features FXLS8974CFR3 I2C accelerometer sensor, one NMH1000 I2C Magnetic switch, three TJA1057GTK/3Z CAN PHY, Ethernet PHY, RGB LED, push buttons, and MCU-Link debug probe circuit. The board is compatible with the Arduino shield modules, Pmod boards, and mikroBUS. For debugging the MCXE31B MCU, the FRDM-MCXE31B board uses an onboard (OB) debug probe, MCU-Link OB, which is based on another NXP MCU: LPC55S16.



MCU device and part on board is shown below:

- Device: MCXE31B
- PartNumber: MCXE31BMPB

### 1.2 Getting Started with MCUXpresso SDK Package

#### 1.2.1 Getting Started with Package


##### Overview

The NXP MCUXpresso software and tools offer comprehensive development solutions designed to optimize, ease and help accelerate embedded system development of applications based on general purpose, crossover and Bluetooth-enabled MCUs from NXP. The MCUXpresso SDK includes a flexible set of peripheral drivers designed to speed up and simplify development of embedded applications. Along with the peripheral drivers, the MCUXpresso SDK provides an extensive and rich set of example applications covering everything from basic peripheral use case examples to full demo applications. The MCUXpresso SDK contains optional RTOS integrations

such as FreeRTOS and Azure RTOS, a USB host and device stack, and various other middleware to support rapid development.

For supported toolchain versions, see *MCUXpresso SDK Release Notes for FRDM-MCXE31B* (document MCUXSDKFRDMMCXE31xRN).

For more details about MCUXpresso SDK, see [MCUXpresso Software Development Kit \(SDK\)](#).



## MCUXpresso SDK board support package folders


MCUXpresso SDK board support package provides example applications for NXP development and evaluation boards for Arm Cortex-M cores including Freedom, Tower System, i.mxrt EVK boards, and LPCXpresso boards. Board support packages are found inside the top level boards folder and each supported board has its own folder (an MCUXpresso SDK package can support multiple boards). Within each `<board_name>` folder, there are various sub-folders to classify the type of examples it contains. These include (but are not limited to):

- `demo_apps`: Full-featured applications that highlight key functionality and use cases of the target MCU. These applications typically use multiple MCU peripherals and may leverage stacks and middleware.
- `driver_examples`: Simple applications that show how to use the MCUXpresso SDK's peripheral drivers for a single use case. These applications typically only use a single peripheral but there are cases where multiple peripherals are used (for example, SPI conversion using DMA).
- `rtos_examples`: Basic FreeRTOS OS examples that show the use of various RTOS objects (semaphores, queues, and so on) and interfaces with the MCUXpresso SDK's RTOS drivers

**Example application structure** This section describes how the various types of example applications interact with the other components in the MCUXpresso SDK. To get a comprehensive understanding of all MCUXpresso SDK components and folder structure, see *MCUXpresso SDK API Reference Manual*.

Each `<board_name>` folder in the boards directory contains a comprehensive set of examples that are relevant to that specific piece of hardware. Although we use the `hello_world` example (part of the `demo_apps` folder), the same general rules apply to any type of example in the `<board_name>` folder.

In the `hello_world` application folder you see the following contents:



All files in the application folder are specific to that example, so it is easy to copy and paste an existing example to start developing a custom application based on a project provided in the MCUXpresso SDK.

**Parent topic:** [MCUXpresso SDK board support package folders](#)

**Locating example application source files** When opening an example application in any of the supported IDEs, a variety of source files are referenced. The MCUXpresso SDK devices folder is the central component to all example applications. It means the examples reference the same source files and, if one of these files is modified, it could potentially impact the behavior of other examples.

The main areas of the MCUXpresso SDK tree used in all example applications are:

- `devices/<device_name>`: The device's CMSIS header file, MCUXpresso SDK feature file and a few other files
- `devices/<device_name>/drivers`: All of the peripheral drivers for your specific MCU
- `devices/<device_name>/<tool_name>`: Toolchain-specific startup code, including vector table definitions
- `devices/<device_name>/utilities`: Items such as the debug console that are used by many of the example applications

For examples containing an RTOS, there are references to the appropriate source code. RTOSes are in the `rtos` folder. The core files of each of these are shared, so modifying one could have potential impacts on other projects that depend on that file.

**Parent topic:** [MCUXpresso SDK board support package folders](#)

## Run a demo using MCUXpresso IDE

**Note:** Ensure that the MCUXpresso IDE toolchain is included when generating the MCUXpresso SDK package.


This section describes the steps required to configure MCUXpresso IDE to build, run, and debug example applications. The `hello_world` demo application targeted for the FRDM-MCXE31B hardware platform is used as an example, though these steps can be applied to any example application in the MCUXpresso SDK.

**Select the workspace location** Every time MCUXpresso IDE launches, it prompts the user to select a workspace location. MCUXpresso IDE is built on top of Eclipse which uses workspace to store information about its current configuration, and in some use cases, source files for the projects are in the workspace. The location of the workspace can be anywhere, but it is recommended that the workspace be located outside of the MCUXpresso SDK tree.


**Parent topic:** [Run a demo using MCUXpresso IDE](#)

**Build an example application** To build an example application, follow these steps.


1. Drag and drop the SDK zip file into the **Installed SDKs** view to install an SDK. In the window that appears, click **OK** and wait until the import has finished.




2. On the **Quickstart Panel**, click **Import SDK example(s)...**




3. In the window that appears, expand the **RW61X** folder and select **MCXE31x**.
4. Select **frdmmcxe31b** and click **Next**.



5. Expand the demo\_apps folder and select hello\_world . Then, click Next .



6. Ensure **Redlib: Use floating point version of printf** is selected if the example prints floating point numbers on the terminal. Otherwise, it is not necessary to select this option. Then, click **Finish**.




Parent topic: [Run a demo using MCUXpresso IDE](#)

**Run an example application** For more information on debug probe support in the MCUXpresso IDE, see [community.nxp.com](http://community.nxp.com).

To download and run the application, perform the following steps:


1. See the table in [Default debug interfaces](#) to determine the debug interface that comes loaded on your specific hardware platform.
  - For boards with CMSIS-DAP/mbed/DAPLink interfaces, visit [developer.mbed.org/handbook/Windows-serial-configuration](http://developer.mbed.org/handbook/Windows-serial-configuration) and follow the instructions to install the Windows operating system serial driver. If running on Linux OS, this step is not required.
  - For boards with a P&E Micro interface, see [PE micro](#) to download and install the P&E Micro Hardware Interface Drivers package.
2. Connect the development platform to your PC via a USB cable.
3. Open the terminal application on the PC, such as PuTTY or TeraTerm, and connect to the debug serial port number (to determine the COM port number, see [How to determine COM port](#)). Configure the terminal with these settings:

1. 115200 or 9600 baud rate, depending on your board (reference BOARD\_DEBUG\_UART\_BAUDRATE variable in board.h file)
2. No parity
3. 8 data bits




4. 1 stop bit


4. On the **Quickstart Panel**, click on **Debug** frdmxcxe31b\_hello\_world [Debug] to launch the debug session.



5. The first time you debug a project, the **Debug Emulator Selection** dialog is displayed, showing all supported probes that are attached to your computer. Select the probe through which you want to debug and click **OK**. (For any future debug sessions, the stored probe selection is automatically used, unless the probe cannot be found.)



6. The application is downloaded to the target and automatically runs to `main()`.



7. Start the application by clicking **Resume**.



The hello\_world application is now running and a banner is displayed on the terminal. If this is not the case, check your terminal settings and connections.



Parent topic: [Run a demo using MCUXpresso IDE](#)

## Run a demo application using IAR

This section describes the steps required to build, run, and debug example applications provided in the MCUXpresso SDK.

**Note:** IAR Embedded Workbench for Arm version 9.50.2 is used in the following example. The IAR toolchain should correspond to the latest supported version, as described in the *MCUXpresso SDK Release Notes* (document ID: MCUXSDKRN). IAR/Segger still does not support RW61x well. Therefore, contact the support team to get `iar_support_patch_mcxe31x_ear.zip` and install the IAR patch before opening the IAR project.

**Build an example application** Do the following steps to build the `hello_world` example application.

1. Open the desired demo application workspace. Most example application workspace files can be located using the following path:

```
<install_dir>/boards/<board_name>/<example_type>/<application_name>/iar
```


Using the FRDM-MCXE31B hardware platform as an example, the `hello_world` workspace is located in:

```
<install_dir>/boards/frdmmcxe31b/demo_apps/hello_world/iar/hello_world.eww
```


Other example applications may have additional folders in their path.

2. Select the desired build target from the drop-down menu.

For this example, select **hello\_world – debug**.



- To build the demo application, click **Make**, highlighted in red in Figure 2.




- The build completes without errors.

**Parent topic:** [Run a demo application using IAR](#)

**Run an example application** To download and run the application, perform these steps:

- See the table in [Default debug interfaces](#) to determine the debug interface that comes loaded on your specific hardware platform.
- Connect the development platform to your PC via USB cable.
- Open the terminal application on the PC, such as PuTTY or TeraTerm, and connect to the debug COM port (to determine the COM port number, see [How to determine COM port](#)). Configure the terminal with these settings:
  - 115200 or 9600 baud rate, depending on your board (reference BOARD\_DEBUG\_UART\_BAUDRATE variable in the board.h file)
  - No parity
  - 8 data bits




4. 1 stop bit |

4. In IAR, click the **Download and Debug** button to download the application to the target.



5. The application is then downloaded to the target and automatically runs to the `main()` function.



6. Run the code by clicking the **Go** button.



7. The hello\_world application is now running and a banner is displayed on the terminal. If it does not appear, check your terminal settings and connections.



Parent topic: [Run a demo application using IAR](#)

## MCUXpresso IDE New Project Wizard

MCUXpresso IDE features a new project wizard. The wizard provides functionality for the user to create new projects from the installed SDKs (and from pre-installed part support). It offers user the flexibility to select and change multiple builds. The wizard also includes a library and provides source code options. The source code is organized as software components, categorized as drivers, utilities, and middleware.

To use the wizard, start the MCUXpresso IDE. This is located in the **QuickStart Panel** at the bottom left of the MCUXpresso IDE window. Select **New project**, as shown in *Figure 1*.



For more details and usage of new project wizard, see the *MCUXpresso\_IDE\_User\_Guide.pdf* in the MCUXpresso IDE installation folder.

## How to determine COM port

This section describes the steps necessary to determine the debug COM port number of your NXP hardware development platform.

1. **Linux:** The serial port can be determined by running the following command after the USB Serial is connected to the host:

```
$ dmesg | grep "ttyUSB"
[503175.307873] usb 3-12: cp210x converter now attached to ttyUSB0
[503175.309372] usb 3-12: cp210x converter now attached to ttyUSB1
```

There are two ports, one is Cortex-A core debug console and the other is for Cortex M4.

2. **Windows:** To determine the COM port open Device Manager in the Windows operating system. Click on the **Start** menu and type **Device Manager** in the search bar.
3. In the Device Manager, expand the **Ports (COM & LPT)** section to view the available ports. The COM port names will be different for all the NXP boards.

## How to define IRQ handler in CPP files

With MCUXpresso SDK, users could define their own IRQ handler in application level to override the default IRQ handler. For example, to override the default PIT\_IRQHandler define in startup\_DEVICE.s, application code like app.c can be implement like:

```
c
void PIT_IRQHandler(void)
{
```

(continues on next page)

(continued from previous page)

```
// Your code
}
```

When application file is CPP file, like app.cpp, then `extern "C"` should be used to ensure the function prototype alignment.

```
cpp
extern "C" {
    void PIT_IRQHandler(void);
}
void PIT_IRQHandler(void)
{
    // Your code
}
```

## Default debug interfaces

The MCUXpresso SDK supports various hardware platforms that come loaded with a variety of factory programmed debug interface configurations. *Table 1* lists the hardware platforms supported by the MCUXpresso SDK, their default debug interface, and any version information that helps differentiate a specific interface configuration.

**Note:** The *OpenSDA details* column in *Table 1* is not applicable to LPC.

Hardware platform	Default interface	OpenSDA details
EVK-MC56F83000	P&E Micro OSJTAG	N/A
EVK-MIMXRT595	CMSIS-DAP	N/A
EVK-MIMXRT685	CMSIS-DAP	N/A
FRDM-K22F	CMSIS-DAP/mbed/DAPLink	OpenSDA v2.1
FRDM-K28F	DAPLink	OpenSDA v2.1
FRDM-K32L2A4S	CMSIS-DAP	OpenSDA v2.1
FRDM-K32L2B	CMSIS-DAP	OpenSDA v2.1
FRDM-K32W042	CMSIS-DAP	N/A
FRDM-K64F	CMSIS-DAP/mbed/DAPLink	OpenSDA v2.0
FRDM-K66F	J-Link OpenSDA	OpenSDA v2.1
FRDM-K82F	CMSIS-DAP	OpenSDA v2.1
FRDM-KE15Z	DAPLink	OpenSDA v2.1
FRDM-KE16Z	CMSIS-DAP/mbed/DAPLink	OpenSDA v2.2
FRDM-KL02Z	P&E Micro OpenSDA	OpenSDA v1.0
FRDM-KL03Z	P&E Micro OpenSDA	OpenSDA v1.0
FRDM-KL25Z	P&E Micro OpenSDA	OpenSDA v1.0
FRDM-KL26Z	P&E Micro OpenSDA	OpenSDA v1.0
FRDM-KL27Z	P&E Micro OpenSDA	OpenSDA v1.0
FRDM-KL28Z	P&E Micro OpenSDA	OpenSDA v2.1
FRDM-KL43Z	P&E Micro OpenSDA	OpenSDA v1.0
FRDM-KL46Z	P&E Micro OpenSDA	OpenSDA v1.0
FRDM-KL81Z	CMSIS-DAP	OpenSDA v2.0
FRDM-KL82Z	CMSIS-DAP	OpenSDA v2.0
FRDM-KV10Z	CMSIS-DAP	OpenSDA v2.1
FRDM-KV11Z	P&E Micro OpenSDA	OpenSDA v1.0
FRDM-KV31F	P&E Micro OpenSDA	OpenSDA v1.0
FRDM-KW24	CMSIS-DAP/mbed/DAPLink	OpenSDA v2.1
FRDM-KW36	DAPLink	OpenSDA v2.2
FRDM-KW41Z	CMSIS-DAP/DAPLink	OpenSDA v2.1 or greater
FRDM-MCXE31B	CMSIS-DAP	N/A

continues on next page

Table 1 – continued from previous page

Hardware platform	Default interface	OpenSDA details
Hexiwear	CMSIS-DAP/mbed/DAPLink	OpenSDA v2.0
HVP-KE18F	DAPLink	OpenSDA v2.2
HVP-KV46F150M	P&E Micro OpenSDA	OpenSDA v1
HVP-KV11Z75M	CMSIS-DAP	OpenSDA v2.1
HVP-KV58F	CMSIS-DAP	OpenSDA v2.1
HVP-KV31F120M	P&E Micro OpenSDA	OpenSDA v1
JN5189DK6	CMSIS-DAP	N/A
LPC54018 IoT Module	N/A	N/A
LPCXpresso54018	CMSIS-DAP	N/A
LPCXpresso54102	CMSIS-DAP	N/A
LPCXpresso54114	CMSIS-DAP	N/A
LPCXpresso51U68	CMSIS-DAP	N/A
LPCXpresso54608	CMSIS-DAP	N/A
LPCXpresso54618	CMSIS-DAP	N/A
LPCXpresso54628	CMSIS-DAP	N/A
LPCXpresso54S018M	CMSIS-DAP	N/A
LPCXpresso55s16	CMSIS-DAP	N/A
LPCXpresso55s28	CMSIS-DAP	N/A
LPCXpresso55s69	CMSIS-DAP	N/A
MAPS-KS22	J-Link OpenSDA	OpenSDA v2.0
MIMXRT1170-EVK	CMSIS-DAP	N/A
RD-RW612-BGA	CMSIS-DAP	N/A
RD-RW612-QFN	CMSIS-DAP	N/A
TWR-K21D50M	P&E Micro OSJTAG	N/A
TWR-K21F120M	P&E Micro OSJTAG	N/A
TWR-K22F120M	P&E Micro OpenSDA	OpenSDA v1.0
TWR-K24F120M	CMSIS-DAP/mbed	OpenSDA v2.1
TWR-K60D100M	P&E Micro OSJTAG	N/A
TWR-K64D120M	P&E Micro OpenSDA	OpenSDA v1.0
TWR-K64F120M	P&E Micro OpenSDA	OpenSDA v1.0
TWR-K65D180M	P&E Micro OpenSDA	OpenSDA v1.0
TWR-K65D180M	P&E Micro OpenSDA	OpenSDA v1.0
TWR-KV10Z32	P&E Micro OpenSDA	OpenSDA v1.0
TWR-K80F150M	CMSIS-DAP	OpenSDA v2.1
TWR-K81F150M	CMSIS-DAP	OpenSDA v2.1
TWR-KE18F	DAPLink	OpenSDA v2.1
TWR-KL28Z72M	P&E Micro OpenSDA	OpenSDA v2.1
TWR-KL43Z48M	P&E Micro OpenSDA	OpenSDA v1.0
TWR-KL81Z72M	CMSIS-DAP	OpenSDA v2.0
TWR-KL82Z72M	CMSIS-DAP	OpenSDA v2.0
TWR-KM34Z75M	P&E Micro OpenSDA	OpenSDA v1.0
TWR-KM35Z75M	DAPLink	OpenSDA v2.2
TWR-KV10Z32	P&E Micro OpenSDA	OpenSDA v1.0
TWR-KV11Z75M	P&E Micro OpenSDA	OpenSDA v1.0
TWR-KV31F120M	P&E Micro OpenSDA	OpenSDA v1.0
TWR-KV46F150M	P&E Micro OpenSDA	OpenSDA v1.0
TWR-KV58F220M	CMSIS-DAP	OpenSDA v2.1
TWR-KW24D512	P&E Micro OpenSDA	OpenSDA v1.0
USB-KW24D512	N/A External probe	N/A
USB-KW41Z	CMSIS-DAP\DAPLink	OpenSDA v2.1 or greater

## Updating debugger firmware

**Updating MCU-Link firmware** The LPCXpresso and RW61X hardware platform comes with a CMSIS-DAP-compatible debug interface (known as LPC-Link2). This firmware in this debug interface may be updated using the host computer utility called MCU-Link. This typically used when switching between the default debugger protocol (CMSIS-DAP) to SEGGER J-Link, or for updating this firmware with new releases of these. This section contains the steps to re-program the debug probe firmware.

**Note:** If MCUXpresso IDE is used and the jumper making DFUlink is installed on the board (JP5 on some boards, but consult the board user manual or schematic for specific jumper number), LPC-Link2 debug probe boots to DFU mode, and MCUXpresso IDE automatically downloads the CMSIS-DAP firmware to the probe before flash memory programming (after clicking **Debug**). Using DFU mode ensures most up-to-date/compatible firmware is used with MCUXpresso IDE.

NXP provides the MCU-Link utility, which is the recommended tool for programming the latest versions of CMSIS-DAP and J-Link firmware onto FRDM-MCXE31B or LPCXpresso boards. The utility can be downloaded from <https://www.nxp.com/design/microcontrollers-developer-resources/mcu-link-debug-probe:MCU-LINK>.

These steps show how to update the debugger firmware on your board for Windows operating system. For Linux OS, follow the instructions described in the MCU-Link user guide (<https://www.nxp.com/design/microcontrollers-developer-resources/mcu-link-debug-probe:MCU-LINK>, select the documentation tab).

1. Install the MCU-Link utility.
2. Unplug the board's USB cable.
3. Make the DFU link (install the jumper labelled DFUlink, JP10 on FRDM-MCXE31B board).
4. Connect the probe to the host via USB (use Link USB connector).
5. Open a command shell and call the appropriate script located in the MCU-Link installation directory (<MCU-Link install dir>).
  1. To program CMSIS-DAP debug firmware: <LPCScript install dir>/scripts/program\_CMSIS
  2. To program J-Link debug firmware: <LPCScript install dir>/scripts/program\_JLINK
6. Remove DFU link (remove the jumper installed in Step 3).
7. Re-power the board by removing the USB cable and plugging it in again.

**Parent topic:** [Updating debugger firmware](#)

## 1.3 Getting Started with MCUXpresso SDK GitHub


### 1.3.1 Getting Started with MCUXpresso SDK Repository

#### Installation

#### NOTE

If the installation instruction asks/selects whether to have the tool installation path added to the PATH variable, agree/select the choice. This option ensures that the tool can be used in any terminal in any path. [Verify the installation](#) after each tool installation.

**Install Prerequisites with MCUXpresso Installer** The MCUXpresso Installer offers a quick and easy way to install the basic tools needed. The MCUXpresso Installer can be obtained from <https://github.com/nxp-mcuxpresso/vscode-for-mcux/wiki/Dependency-Installation>. The MCUXpresso Installer is an automated installation process, simply select MCUXpresso SDK Developer from the menu and click install. If you prefer to install the basic tools manually, refer to the next section.



## Alternative: Manual Installation

### Basic tools

**Git** Git is a free and open source distributed version control system. Git is designed to handle everything from small to large projects with speed and efficiency. To install Git, visit the official [Git website](#). Download the appropriate version (you may use the latest one) for your operating system (Windows, macOS, Linux). Then run the installer and follow the installation instructions.

User `git --version` to check the version if you have a version installed.

Then configure your username and email using the commands:

```
git config --global user.name "Your Name"
git config --global user.email "youremail@example.com"
```

**Python** Install python 3.10 or latest. Follow the [Python Download](#) guide.

Use `python --version` to check the version if you have a version installed.

**West** Please use the west version equal or greater than 1.2.0

```
# Note: you can add option '--default-timeout=1000' if you meet connection issue. Or you may set a different ↵  
↵source using option '-i'.  
# for example, in China you could try: pip install -U west -i https://pypi.tuna.tsinghua.edu.cn/simple  
pip install -U west
```

## Build And Configuration System

**CMake** It is strongly recommended to use CMake version equal or later than 3.30.0. You can get latest CMake distributions from [the official CMake download page](#).

For Windows, you can directly use the .msi installer like [cmake-3.31.4-windows-x86\\_64.msi](#) to install.

For Linux, CMake can be installed using the system package manager or by getting binaries from [the official CMake download page](#).

After installation, you can use `cmake --version` to check the version.

**Ninja** Please use the ninja version equal or later than 1.12.1.

By default, Windows comes with the Ninja program. If the default Ninja version is too old, you can directly download the [ninja binary](#) and register the ninja executor location path into your system path variable to work.

For Linux, you can use your [system package manager](#) or you can directly download the [ninja binary](#) to work.

After installation, you can use `ninja --version` to check the version.

**Kconfig** MCUXpresso SDK uses Kconfig python implementation. We customize it based on our needs and integrate it into our build and configuration system. The Kconfiglib sources are placed under `mcuxsdk/scripts/kconfig` folder.

Please make sure [python](#) environment is setup ready then you can use the Kconfig.

**Ruby** Our build system supports IDE project generation for iar, mdk, codewarrior and xtensa to provide OOB from build to debug. This feature is implemented with ruby. You can follow the guide [ruby environment setup](#) to setup the ruby environment. Since we provide a built-in portable ruby, it is just a simple one cmd installation.

If you only work with CLI, you can skip this step.

**Toolchain** MCUXpresso SDK supports all mainstream toolchains for embedded development. You can install your used or interested toolchains following the guides.

Toolchain	Download and Installation Guide	Note
Armgcc	<a href="#">Arm GNU Toolchain Install Guide</a>	ARMGCC is default toolchain
IAR	<a href="#">IAR Installation and Licensing quick reference guide</a>	
MDK	<a href="#">MDK Installation</a>	
Armclang	<a href="#">Installing Arm Compiler for Embedded</a>	
Zephyr	<a href="#">Zephyr SDK</a>	
Codewarrior	<a href="#">NXP CodeWarrior</a>	
Xtensa	<a href="#">Tensilica Tools</a>	
NXP S32Compiler RISC-V Zen-V	<a href="#">NXP Website</a>	

After you have installed the toolchains, register them in the system environment variables. This will allow the west build to recognize them:

Toolchain	Environment Variable	Example	Cmd Line Argument
Armgcc	ARM-MGCC_DIR	C:\armgcc for windows/usr for Linux. Typically arm-none-eabi-* is installed under /usr/bin	- toolchain armgcc
IAR	IAR_DIR	C:\iar\ewarm-9.60.3 for Windows/opt/iarsystems/bxarm-9.60.3 for Linux	- toolchain iar
MDK	MDK_DIR	C:\Keil_v5 for Windows.MDK IDE is not officially supported with Linux.	- toolchain mdk
Armclang	ARM-CLANG_DIF	C:\ArmCompilerforEmbedded6.22 for Windows/opt/ArmCompilerforEmbedded6.21 for Linux	- toolchain mdk
Zephyr	ZEPHYR_SE	c:\NXP\zephyr-sdk-<version> for windows/opt/zephyr-sdk-<version> for Linux	- toolchain zephyr
CodeWarrior	CW_DIR	C:\Freescale\CW MCU v11.2 for windowsCodeWarrior is not supported with Linux	- toolchain code-warrior
Xtensa	XCC_DIR	C:\xtensa\XtDevTools\install\tools\RI-2023.11-win32\XtensaTools for windows/opt/xtensa/XtDevTools/install/tools/RI-2023.11-Linux/XtensaTools for Linux	- toolchain xtensa
NXP S32Compiler RISC-V Zen-V	RISCVL-LVM_DIR	C:\riscv-llvm-win32_b298_b298_2024.08.12 for Windows/opt/riscv-llvm-Linux-x64_b298_b298_2024.08.12 for Linux	- toolchain riscvl-vm

- The <toolchain>\_DIR is the root installation folder, not the binary location folder. For IAR, it is directory containing following installation folders:

- arm
- common
- install-info

- MDK IDE using armclang toolchain only officially supports Windows. In Linux, please directly use armclang toolchain by setting ARMCLANG\_DIR. In Windows, since most Keil users will install MDK IDE instead of standalone armclang toolchain, the MDK\_DIR has higher priority than ARMCLANG\_DIR.
- For Xtensa toolchain, please set the XTENSA\_CORE environment variable. Here's an example list:

Device Core	XTENSA_CORE
RT500 fusion1	nxp_rt500_RI23_11_newlib
RT600 hifi4	nxp_rt600_RI23_11_newlib
RT700 hifi1	rt700_hifi1_RI23_11_nlib
RT700 hifi4	t700_hifi4_RI23_11_nlib
i.MX8ULP fusion1	fusion_nxp02_dsp_prod

- In Windows, the short path is used in environment variables. If any toolchain is using the long path, you can open a command window from the toolchain folder and use below command to get the short path: `for %i in (.) do echo %~fsi`

**Tool installation check** Once installed, open a terminal or command prompt and type the associated command to verify the installation.

If you see the version number, you have successfully installed the tool. Else, check whether the tool's installation path is added into the PATH variable. You can add the installation path to the PATH with the commands below:

- Windows: Open command prompt or powershell, run below command to show the user PATH variable.

```
reg query HKEY_CURRENT_USER\Environment /v PATH
```

The tool installation path should be C:\Users\xxx\AppData\Local\Programs\Git\cmd. If the path is not seen in the output from above, append the path value to the PATH variable with the command below:

```
reg add HKEY_CURRENT_USER\Environment /v PATH /d "%PATH%;C:\Users\xxx\AppData\Local\Programs\Git\cmd"
```

Then close the command prompt or powershell and verify the tool command again.

- Linux:
  1. Open the \$HOME/.bashrc file using a text editor, such as vim.
  2. Go to the end of the file.
  3. Add the line which appends the tool installation path to the PATH variable and export PATH at the end of the file. For example, export PATH="/Directory1:\$PATH".
  4. Save and exit.
  5. Execute the script with `source .bashrc` or reboot the system to make the changes live. To verify the changes, run `echo $PATH`.

- macOS:
  1. Open the `$HOME/.bash_profile` file using a text editor, such as `nano`.
  2. Go to the end of the file.
  3. Add the line which appends the tool installation path to the `PATH` variable and export `PATH` at the end of the file. For example, export `PATH="/Directory1:$PATH"`.
  4. Save and exit.
  5. Execute the script with `source .bash_profile` or reboot the system to make the changes live. To verify the changes, run `echo $PATH`.

## Get MCUXpresso SDK Repo

**Establish SDK Workspace** To get the MCUXpresso SDK repository, use the `west` tool to clone the manifest repository and checkout all the west projects.

```
# Initialize west with the manifest repository
west init -m https://github.com/nxp-mcuxpresso/mcuxsdk-manifests/ mcuxpresso-sdk

# Update the west projects
cd mcuxpresso-sdk
west update

# Allow the usage of west extensions provided by MCUXpresso SDK
west config commands.allow_extensions true
```

**Install Python Dependency(If do tool installation manually)** To create a Python virtual environment in the west workspace core repo directory `mcuxsdk`, follow these steps:

1. Navigate to the core directory:

```
cd mcuxsdk
```

2. [Optional] Create and activate the virtual environment: If you don't want to use the python virtual environment, skip this step. **We strongly suggest you use `venv` to avoid conflicts with other projects using python.**

```
python -m venv .venv

# For Linux/MacOS
source .venv/bin/activate

# For Windows
.\.venv\Scripts\activate
# If you are using powershell and see the issue that the activate script cannot be run.
# You may fix the issue by opening the powershell as administrator and run below command:
powershell Set-ExecutionPolicy RemoteSigned
# then run above activate command again.
```

Once activated, your shell will be prefixed with `(.venv)`. The virtual environment can be deactivated at any time by running `deactivate` command.

**Remember to activate the virtual environment every time you start working in this directory.** If you are using some modern shell like `zsh`, there are some powerful plugins to help you auto switch `venv` among workspaces. For example, `zsh-autoswitch-virtualenv`.

3. Install the required Python packages:

```
# Note: you can add option '--default-timeout=1000' if you meet connection issue. Or you may set a
↳different source using option '-i'.
# for example, in China you could try: pip3 install -r mcuxsdk/scripts/requirements.txt -i https://pypi.
↳tuna.tsinghua.edu.cn/simple
pip install -r scripts/requirements.txt
```

## Explore Contents

This section helps you build basic understanding of current fundamental project content and guides you how to build and run the provided example project in whole SDK delivery.

**Folder View** The whole MCUXpresso SDK project, after you have done the west init and west update operations follow the guideline at [Getting Started Guide](#), have below folder structure:

Folder	Description
mani-fests	Manifest repo, contains the manifest file to initialize and update the west workspace.
mcuxsdk	The MCUXpresso SDK source code, examples, middleware integration and script files.

All the projects record in the [Manifest repo](#) are checked out to the folder mcuxsdk/, the layout of mcuxsdk folder is shown as below:

Folder	Description
arch	Arch related files such as ARM CMSIS core files, RISC-V files and the build files related to the architecture.
cmake	The cmake modules, files which organize the build system.
com-ponents	Software components.
de-vices	Device support package which categorized by device series. For each device, header file, feature file, startup file and linker files are provided, also device specific drivers are included.
docs	Documentation source and build configuration for this sphinx built online documentation.
drivers	Peripheral drivers.
ex-amples	Various demos and examples, support files on different supported boards. For each board support, there are board configuration files.
mid-dle-ware	Middleware components integrated into SDK.
rtos	Rtos components integrated into SDK.
scripts	Script files for the west extension command and build system support.
svd	Svd files for devices, this is optional because of large size. Customers run west manifest config group.filter +optional and west update mcux-soc-svd to get this folder.

**Examples Project** The examples project is part of the whole SDK delivery, and locates in the folder mcuxsdk/examples of west workspace.

Examples files are placed in folder of <example\_category>, these examples include (but are not limited to)

- `demo_apps`: Basic demo set to start using SDK, including `hello_world` and `led_blinky`.
- `driver_examples`: Simple applications that show how to use the peripheral drivers for a single use case. These applications typically only use a single peripheral but there are cases where multiple peripherals are used (for example, SPI transfer using DMA).

Board porting layers are placed in folder of `_boards/<board_name>` which aims at providing the board specific parts for examples code mentioned above.


## Run a demo using MCUXpresso for VS Code

This section explains how to configure MCUXpresso for VS Code to build, run, and debug example applications. This guide uses the `hello_world` demo application as an example. However, these steps can be applied to any example application in the MCUXpresso SDK.

**Build an example application** This section assumes that the user has already obtained the SDK as outlined in [Get MCUXpresso SDK Repo](#).


To build an example application:

1. Import the SDK into your workspace. Click **Import Repository** from the **QUICKSTART PANEL**.




**Note:** You can import the SDK in several ways. Refer to [MCUXpresso for VS Code Wiki](#) for details.


Select **Local** if you've already obtained the SDK as seen in [Get MCUXpresso SDK Repo](#). Select your location and click **Import**.



2. Click **Import Example from Repository** from the **QUICKSTART PANEL**.




In the dropdown menu, select the MCUXpresso SDK, the Arm GNU Toolchain, your board, template, and application type. Click **Import**.




**Note:** The MCUXpresso SDK projects can be imported as **Repository applications** or **Freestanding applications**. The difference between the two is the import location. Projects imported as Repository examples will be located inside the MCUXpresso SDK, whereas Freestanding examples can be imported to a user-defined location. Select between these by designating your selection in the **App type** dropdown menu.

3. VS Code will prompt you to confirm if the imported files are trusted. Click **Yes**.
4. Navigate to the **PROJECTS** view. Find your project and click the **Build Project** icon.




The integrated terminal will open at the bottom and will display the build output.




**Run an example application** **Note:** for full details on MCUXpresso for VS Code debug probe support, see [MCUXpresso for VS Code Wiki](#).

1. Open the **Serial Monitor** from the VS Code's integrated terminal. Select the VCom Port for your device and set the baud rate to 115200.



2. Navigate to the **PROJECTS** view and click the play button to initiate a debug session.



The debug session will begin. The debug controls are initially at the top.

```

18  /*****
21
22  /*****
23  * Variables
24  *****/
25
26  /*****
27  * Code
28  *****/
29  /*!
30  * @brief Main function
31  */
32  int main(void)
33  {
34      char ch;
35
36      /* Init board hardware. */
37      BOARD_InitHardware();
38
39      PRINTF("hello world.\r\n");
40
41      while (1)
42      {
43          ch = GETCHAR();
44          PUTCHAR(ch);
45      }
46  }
47

```

3. Click **Continue** on the debug controls to resume execution of the code. Observe the output on the **Serial Monitor**.

```

PROBLEMS  OUTPUT  TERMINAL  PERIPHERALS  RTOS DETAILS  PORTS  DEBUG CONSOLE  SERIAL MONITOR
+ Open an additional monitor
Monitor Mode Serial View Mode Text Port COM40 - MCU-Link VCom Port (COM40)
[ ] Stop Monitoring [ ] [ ] [ ] [ ] [ ] [ ]
---- Opened the serial port COM40 ----
hello world.
|

```

### Running a demo using ARMGCC CLI/IAR/MDK

**Supported Boards** Use the west extension `west list_project` to understand the board support scope for a specified example. All supported build command will be listed in output:

```
west list_project -p examples/demo_apps/hello_world [-t armgcc]
```

```
INFO: [ 1][west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_
↳ evk9mimx8ulp -Dcore_id=cm33]
```

```
INFO: [ 2][west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_
↳ evkbimxrt1050]
```

```
INFO: [ 3][west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_
```

(continues on next page)

(continued from previous page)

```

↪ evkbnimxrt1060]
INFO: [ 4][west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_
↪ evkbnimxrt1170 -Dcore_id=cm4]
INFO: [ 5][west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_
↪ evkbnimxrt1170 -Dcore_id=cm7]
INFO: [ 6][west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_
↪ evkbnimxrt1060]
INFO: [ 7][west build -p always examples/demo_apps/hello_world --toolchain armgcc --config release -b_
↪ evkbnimx7ulp]
...

```

The supported toolchains and build targets for an example are decided by the example-self example.yml and board example.yml, please refer Example Toolchains and Targets for more details.

**Build the project** Use `west build -h` to see help information for west build command. Compared to zephyr's west build, MCUXpresso SDK's west build command provides following additional options for mcux examples:

- `--toolchain`: specify the toolchain for this build, default `armgcc`.
- `--config`: value for `CMAKE_BUILD_TYPE`. If not provided, build system will get all the example supported build targets and use the first debug target as the default one. Please refer Example Toolchains and Targets for more details about example supported build targets.

Here are some typical usages for generating a SDK example:

```

# Generate example with default settings, default used device is the mainset MK22F51212
west build -b frdmk22f examples/demo_apps/hello_world

# Just print cmake commands, do not execute it
west build -b frdmk22f examples/demo_apps/hello_world --dry-run

# Generate example with other toolchain like iar, default armgcc
west build -b frdmk22f examples/demo_apps/hello_world --toolchain iar

# Generate example with other config type
west build -b frdmk22f examples/demo_apps/hello_world --config release

# Generate example with other devices with --device
west build -b frdmk22f examples/demo_apps/hello_world --device MK22F12810 --config release

```

For multicore devices, you shall specify the corresponding core id by passing the command line argument `-Dcore_id`. For example

```

west build -b evkbnimxrt1170 examples/demo_apps/hello_world --toolchain iar -Dcore_id=cm7 --config_
↪ flexspi_nor_debug

```

For shield, please use the `--shield` to specify the shield to run, like

```

west build -b mimxrt700evk --shield a8974 examples/issdk_examples/sensors/fxls8974cf/fxls8974cf_poll -
↪ Dcore_id=cm33_core0

```

**Sysbuild(System build)** To support multicore project building, we ported Sysbuild from Zephyr. It supports combine multiple projects for compilation. You can build all projects by adding `--sysbuild` for main application. For example:

```

west build -b evkbnimxrt1170 --sysbuild ./examples/multicore_examples/hello_world/primary -Dcore_
↪ id=cm7 --config flexspi_nor_debug --toolchain=armgcc -p always

```

For more details, please refer to System build.

**Config a Project** Example in MCUXpresso SDK is configured and tested with pre-defined configuration. You can follow steps blow to change the configuration.

1. Run cmake configuration


```
west build -b evkbnimxrt1170 examples/demo_apps/hello_world -Dcore_id=cm7 --cmake-only -p
```

Please note the project will be built without `--cmake-only` parameter.

2. Run guiconfig target

```
west build -t guiconfig
```

Then you will get the Kconfig GUI launched, like



Kconfig definition, with parent deps. propagated to 'depends on'

```
=====  
At D:/sdk_next/mcuxsdk\devices\..\devices/RT/RT1170/MIMXRT1176\drivers/Kconfig: 5  
Included via D:/sdk_next/mcuxsdk/examples/demo_apps/hello_world/Kconfig: 6 ->  
D:/sdk_next/mcuxsdk/Kconfig.mcuxpresso: 9 -> D:/sdk_next/mcuxsdk\devices/Kconfig: 1  
-> D:/sdk_next/mcuxsdk\devices\..\devices/RT/RT1170/MIMXRT1176/Kconfig: 8  
Menu path: (Top)
```

```
menu "Device specific drivers"
```

You can reconfigure the project by selecting/deselecting Kconfig options.

After saving and closing the Kconfig GUI, you can directly run `west build` to build with the new configuration.

**Flash** *Note:* Please refer Flash and Debug The Example to enable west flash/debug support. Flash the hello\_world example:

```
west flash -r linkserver
```

**Debug** Start a gdb interface by following command:


```
west debug -r linkserver
```

**Work with IDE Project** The above build functionalities are all with CLI. If you want to use the toolchain IDE to work to enjoy the better user experience especially for debugging or you are already used to develop with IDEs like IAR, MDK, Xtensa and CodeWarrior in the embedded world, you can play with our IDE project generation functionality.

This is the cmd to generate the evkbmimxrt1170 hello\_world IAR IDE project files.

```
west build -b evkbmimxrt1170 examples/demo_apps/hello_world --toolchain iar -Dcore_id=cm7 --config_↵  
↵flexspi_nor_debug -p always -t guiproject
```

By default, the IDE project files are generated in mcuxsdk/build/<toolchain> folder, you can open the project file with the IDE tool to work:



Note, please follow the [Installation](#) to setup the environment especially make sure that *ruby* has been installed.

## 1.4 Release Notes

This is an Early Access Release (EAR) for FRDM-MCXE31B development board. It shall be used for pre-production development only.

### 1.4.1 MCUXpresso SDK Release Notes

## Overview

The MCUXpresso SDK is a comprehensive software enablement package designed to simplify and accelerate application development with Arm Cortex-M-based devices from NXP, including its general purpose, crossover and Bluetooth-enabled MCUs. MCUXpresso SW and Tools for DSC further extends the SDK support to current 32-bit Digital Signal Controllers. The MCUXpresso SDK includes production-grade software with integrated RTOS (optional), integrated enabling software technologies (stacks and middleware), reference software, and more.

In addition to working seamlessly with the MCUXpresso IDE, the MCUXpresso SDK also supports and provides example projects for various toolchains. The Development tools chapter in the associated Release Notes provides details about toolchain support for your board. Support for the MCUXpresso Config Tools allows easy cloning of existing SDK examples and demos, allowing users to leverage the existing software examples provided by the SDK for their own projects.

Underscoring our commitment to high quality, the MCUXpresso SDK is MISRA compliant and checked with Coverity static analysis tools. For details on MCUXpresso SDK, see [MCUXpresso-SDK: Software Development Kit for MCUXpresso](#).

## MCUXpresso SDK

As part of the MCUXpresso software and tools, MCUXpresso SDK is the evolution of Kinetis SDK, includes support for LPC, DSC, PN76, and i.MX System-on-Chip (SoC). The same drivers, APIs, and middleware are still available with support for Kinetis, LPC, DSC, and i.MX silicon. The MCUXpresso SDK adds support for the MCUXpresso IDE, an Eclipse-based toolchain that works with all MCUXpresso SDKs. Easily import your SDK into the new toolchain to access to all of the available components, examples, and demos for your target silicon. In addition to the MCUXpresso IDE, support for the MCUXpresso Config Tools allows easy cloning of existing SDK examples and demos, allowing users to leverage the existing software examples provided by the SDK for their own projects.

In order to maintain compatibility with legacy Freescale code, the filenames and source code in MCUXpresso SDK containing the legacy Freescale prefix FSL has been left as is. The FSL prefix has been redefined as the NXP Foundation Software Library.

## Development tools

The MCUXpresso SDK was tested with following development tools. Same versions or above are recommended.

- MCUXpresso IDE, Rev. 25.06.xx
- IAR Embedded Workbench for Arm, version is 9.60.4
- MCUXpresso for VS Code v25.06
- GCC Arm Embedded Toolchain 14.2.x

## Supported development systems

This release supports board and devices listed in following table. The board and devices in bold were tested in this release.

Development boards	MCU devices
<b>FRDM-MCXE31B</b>	<b>MCXE31BMPB</b>

## MCUXpresso SDK release package

The MCUXpresso SDK release package content is aligned with the silicon subfamily it supports. This includes the boards, CMSIS, devices, middleware, and RTOS support.

**Device support** The device folder contains the whole software enablement available for the specific System-on-Chip (SoC) subfamily. This folder includes clock-specific implementation, device register header files, device register feature header files, and the system configuration source files. Included with the standard SoC support are folders containing peripheral drivers, toolchain support, and a standard debug console. The device-specific header files provide a direct access to the microcontroller peripheral registers. The device header file provides an overall SoC memory mapped register definition. The folder also includes the feature header file for each peripheral on the microcontroller. The toolchain folder contains the startup code and linker files for each supported toolchain. The startup code efficiently transfers the code execution to the main() function.

**Board support** The boards folder provides the board-specific demo applications, driver examples, and middleware examples.

**Demo application and other examples** The demo applications demonstrate the usage of the peripheral drivers to achieve a system level solution. Each demo application contains a readme file that describes the operation of the demo and required setup steps. The driver examples demonstrate the capabilities of the peripheral drivers. Each example implements a common use case to help demonstrate the driver functionality.

## RTOS

**FreeRTOS** Real-time operating system for microcontrollers from Amazon

## Release contents

Provides an overview of the MCUXpresso SDK release package contents and locations.

Deliverable	Location
Boards	INSTALL_DIR/boards
Demo Applications	INSTALL_DIR/boards/<board_name>/demo_apps
Driver Examples	INSTALL_DIR/boards/<board_name>/driver_examples
eIQ examples	INSTALL_DIR/boards/<board_name>/eiq_examples
Board Project Template for MCUXpresso IDE NPW	INSTALL_DIR/boards/<board_name>/project_template
Driver, SoC header files, extension header files and feature header files, utilities	INSTALL_DIR/devices/<device_name>
CMSIS drivers	INSTALL_DIR/devices/<device_name>/cmsis_drivers
Peripheral drivers	INSTALL_DIR/devices/<device_name>/drivers
Toolchain linker files and startup code	INSTALL_DIR/devices/<device_name>/<toolchain_name>
Utilities such as debug console	INSTALL_DIR/devices/<device_name>/utilities
Device Project Template for MCUXpresso IDE NPW	INSTALL_DIR/devices/<device_name>/project_template
CMSIS Arm Cortex-M header files, DSP library source	INSTALL_DIR/CMSIS
Components and board device drivers	INSTALL_DIR/components
RTOS	INSTALL_DIR/rtos
Release Notes, Getting Started Document and other documents	INSTALL_DIR/docs
Tools such as shared cmake files	INSTALL_DIR/tools
Middleware	INSTALL_DIR/middleware

## Known Issues

This section lists the known issues, limitations, and/or workarounds.

### Cannot add SDK components into FreeRTOS projects

It is not possible to add any SDK components into FreeRTOS project using the MCUXpresso IDE New Project wizard.

### Enum of tspc group pads should be bit mask value instead of numerical values

TSPC cases can't run successfully. The enum of tspc group pads recorded in MCXE31B\_COMMON.h is wrongly written with numerical value.

**Solution:** The enum of tspc group pads should be bit mask value

**Examples:** tspc

**Affected toolchains:** mcux, iar, armgcc

**Affected platforms:** frdm-mcxe31b

## 1.5 ChangeLog

### 1.5.1 MCUXpresso SDK Changelog

#### Board Support Files

board

**[25.06.00]**

- Initial version

**clock\_config**

**[25.06.00]**

- Initial version

**pin\_mux**

**[25.06.00]**

- Initial version
- 

**BCTU**

**[2.1.0]**

- New Feature
  - Add feature macro for compatibility with other SoCs.
- Improvements
  - Move `_bctu_trig_mask` and `_bctu_trig_group` from peripheral header to driver header.

**[2.0.1]**

- Improvements
  - Fixed CERT-C issues.

**[2.0.0]**

- Initial version.
- 

**CACHE ARMv7-M7**

**[2.0.4]**

- Bug Fixes
  - Fixed doxygen issue.

**[2.0.3]**

- Improvements
  - Deleted redundancy code about calculating cache clean/invalidate size and address aligns.

**[2.0.2]**

- Bug Fixes
  - Fixed violation of MISRA C-2012 Rule 10.1, 10.3 and 10.4.

**[2.0.1]**

- Bug Fixes
  - Fixed cache size issue in L2CACHE\_GetDefaultConfig API.

**[2.0.0]**

- Initial version.
- 
- 

**CMU\_FC**

**[2.0.0]**

- Initial version.
- 

**CMU\_FM**

**[2.0.0]**

- Initial version.
- 

**COMMON**

**[2.6.0]**

- Bug Fixes
  - Fix CERT-C violations.

**[2.5.0]**

- New Features
  - Added new APIs InitCriticalSectionMeasurementContext, DisableGlobalIRQEx and EnableGlobalIRQEx so that user can measure the execution time of the protected sections.

**[2.4.3]**

- Improvements
  - Enable irqs that mount under irqsteer interrupt extender.

#### [2.4.2]

- Improvements
  - Add the macros to convert peripheral address to secure address or non-secure address.

#### [2.4.1]

- Improvements
  - Improve for the macro redefinition error when integrated with zephyr.

#### [2.4.0]

- New Features
  - Added EnableIRQWithPriority, IRQ\_SetPriority, and IRQ\_ClearPendingIRQ for ARM.
  - Added MSDK\_EnableCpuCycleCounter, MSDK\_GetCpuCycleCount for ARM.

#### [2.3.3]

- New Features
  - Added NETC into status group.

#### [2.3.2]

- Improvements
  - Make driver aarch64 compatible

#### [2.3.1]

- Bug Fixes
  - Fixed MAKE\_VERSION overflow on 16-bit platforms.

#### [2.3.0]

- Improvements
  - Split the driver to common part and CPU architecture related part.

#### [2.2.10]

- Bug Fixes
  - Fixed the ATOMIC macros build error in cpp files.

#### [2.2.9]

- Bug Fixes
  - Fixed MISRA C-2012 issue, 5.6, 5.8, 8.4, 8.5, 8.6, 10.1, 10.4, 17.7, 21.3.
  - Fixed SDK\_Malloc issue that not allocate memory with required size.

**[2.2.8]**

- Improvements
  - Included stddef.h header file for MDK tool chain.
- New Features:
  - Added atomic modification macros.

**[2.2.7]**

- Other Change
  - Added MECC status group definition.

**[2.2.6]**

- Other Change
  - Added more status group definition.
- Bug Fixes
  - Undef \_\_VECTOR\_TABLE to avoid duplicate definition in cmsis\_clang.h

**[2.2.5]**

- Bug Fixes
  - Fixed MISRA C-2012 rule-15.5.

**[2.2.4]**

- Bug Fixes
  - Fixed MISRA C-2012 rule-10.4.

**[2.2.3]**

- New Features
  - Provided better accuracy of SDK\_DelayAtLeastUs with DWT, use macro SDK\_DELAY\_USE\_DWT to enable this feature.
  - Modified the Cortex-M7 delay count divisor based on latest tests on RT series boards, this setting lets result be closer to actual delay time.

**[2.2.2]**

- New Features
  - Added include RTE\_Components.h for CMSIS pack RTE.

**[2.2.1]**

- Bug Fixes
  - Fixed violation of MISRA C-2012 Rule 3.1, 10.1, 10.3, 10.4, 11.6, 11.9.

#### [2.2.0]

- New Features
  - Moved SDK\_DelayAtLeastUs function from clock driver to common driver.

#### [2.1.4]

- New Features
  - Added OTFAD into status group.

#### [2.1.3]

- Bug Fixes
  - MISRA C-2012 issue fixed.
    - \* Fixed the rule: rule-10.3.

#### [2.1.2]

- Improvements
  - Add SUPPRESS\_FALL\_THROUGH\_WARNING() macro for the usage of suppressing fallthrough warning.

#### [2.1.1]

- Bug Fixes
  - Deleted and optimized repeated macro.

#### [2.1.0]

- New Features
  - Added IRQ operation for XCC toolchain.
  - Added group IDs for newly supported drivers.

#### [2.0.2]

- Bug Fixes
  - MISRA C-2012 issue fixed.
    - \* Fixed the rule: rule-10.4.

#### [2.0.1]

- Improvements
  - Removed the implementation of LPC8XX Enable/DisableDeepSleepIRQ() function.
  - Added new feature macro switch “FSL\_FEATURE\_HAS\_NO\_NONCACHEABLE\_SECTION” for specific SoCs which have no noncacheable sections, that helps avoid an unnecessary complex in link file and the startup file.
  - Updated the align(x) to **attribute**(aligned(x)) to support MDK v6 armclang compiler.

[2.0.0]

- Initial version.
- 

CRC

[2.0.4]

- Improvements
  - Release peripheral from reset if necessary in init function.

[2.0.3]

- Bug fix:
  - Fix MISRA issues.

[2.0.2]

- Bug fix:
  - Fix MISRA issues.

[2.0.1]

- Bug fix:
  - DATA and DATALL macro definition moved from header file to source file.

[2.0.0]

- Initial version.
- 
- 

DMAMUX

[2.1.2]

- Bug Fixes
  - Add macro FSL\_DMAMUX\_CHANNEL\_NUM to calculat correct DMAMUX channel number when input EDAM channel number.

[2.1.1]

- Improvements
  - Add macro FSL\_FEATURE\_DMAMUX\_CHANNEL\_NEEDS\_ENDIAN\_CONVERT and DMAMUX\_CHANNEL\_ENDIAN\_CONVERTn do channel endian convert.

#### [2.1.0]

- Improvements
  - Modify the type of parameter source from `uint32_t` to `int32_t` in the `DMA-MUX_SetSource`.

#### [2.0.5]

- Improvements
  - Added feature `FSL_FEATURE_DMAMUX_CHCFG_REGISTER_WIDTH` for the difference of `CHCFG` register width.

#### [2.0.4]

- Bug Fixes
  - Fixed violations of MISRA C-2012 rule 10.4.

#### [2.0.3]

- Bug Fixes
  - Fixed the issue for MISRA-2012 check.
    - \* Fixed rule 10.4 and rule 10.3.

#### [2.0.2]

- New Features
  - Added an always-on enable feature to a DMA channel for ULP1 DMAMUX support.

#### [2.0.1]

- Bug Fixes
  - Fixed the build warning issue by changing the type of parameter source from `uint8_t` to `uint32_t` when setting DMA request source in `DMAMUX_SetSourceChange`.

#### [2.0.0]

- Initial version.
- 

## EDMA

#### [2.10.5]

- Bug Fixes
  - Fixed memory convert would convert `NULL` as zero address issue.

**[2.10.4]**

- Improvements
  - Add new MP register macros to ensure compatibility with different devices.
  - Add macro DMA\_CHANNEL\_ARRAY\_STEPn to adapt to complex addressing of edma tcd registers.

**[2.10.3]**

- Bug Fixes
  - Clear interrupt status flags in EDMA\_CreateHandle to avoid triggering interrupt by mistake.

**[2.10.2]**

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.3.

**[2.10.1]**

- Bug Fixes
  - Fixed EDMA\_GetRemainingMajorLoopCount may return wrong value issue.
  - Fixed violations of the MISRA C-2012 rules 13.5, 10.4.

**[2.10.0]**

- Improvements
  - Modify the structures edma\_core\_mp\_t, edma\_core\_channel\_t, edma\_core\_tcd\_t to adapt to edma5.
  - Add TCD register macro to facilitate confirmation of tcd type.
  - Modify the mask macro to a fixed value.
  - Add EDMA\_TCD\_TYPE macro to determine edma tcd type.
  - Add extension API to the following API to determine edma tcd type.
    - \* EDMA\_ConfigChannelSoftwareTCD -> EDMA\_ConfigChannelSoftwareTCDExt
    - \* EDMA\_TcdReset -> EDMA\_TcdResetExt
    - \* EDMA\_TcdSetTransferConfig -> EDMA\_TcdSetTransferConfigExt
    - \* EDMA\_TcdSetMinorOffsetConfig -> EDMA\_TcdSetMinorOffsetConfigExt
    - \* EDMA\_TcdSetChannelLink -> EDMA\_TcdSetChannelLinkExt
    - \* EDMA\_TcdSetBandWidth -> EDMA\_TcdSetBandWidthExt
    - \* EDMA\_TcdSetModulo -> EDMA\_TcdSetModuloExt
    - \* EDMA\_TcdEnableAutoStopRequest -> EDMA\_TcdEnableAutoStopRequestExt
    - \* EDMA\_TcdEnableInterrupts -> EDMA\_TcdEnableInterruptsExt
    - \* EDMA\_TcdDisableInterrupts -> EDMA\_TcdDisableInterruptsExt
    - \* EDMA\_TcdSetMajorOffsetConfig -> EDMA\_TcdSetMajorOffsetConfigExt

#### [2.9.2]

- Improvements
  - Remove tcd alignment check in API that is low level and does not necessarily use scather/gather mode.

#### [2.9.1]

- Bug Fixes
  - Deinit channel request source before set channel mux.

#### [2.9.0]

- Improvements
  - Release peripheral from reset if necessary in init function.
- Bug Fixes
  - Fixed the variable type definition error issue.
  - Fixed doxygen warning.
  - Fixed violations of MISRA C-2012 rule 18.1.

#### [2.8.1]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.3

#### [2.8.0]

- Improvements
  - Added feature FSL\_FEATURE\_EDMA\_HAS\_NO\_CH\_SBR\_SEC to separate DMA without SEC bitfield.

#### [2.7.1]

- Bug Fixes
  - Fixed violations of MISRA C-2012 rule 10.3, 10.4, 11.6, 11.8, 14.3,.

#### [2.7.0]

- Improvements
  - Use more accurate DMA instance based feature macros.
- New Features
  - Add new APIs EDMA\_PrepareTransferTCD and EDMA\_SubmitTransferTCD, which support EDMA transfer using TCD.

#### [2.6.0]

- Improvements
  - Modify the type of parameter channelRequestSource from dma\_request\_source\_t to int32\_t in the EDMA\_SetChannelMux.

**[2.5.3]**

- Bug Fixes
  - Fixed violations of MISRA C-2012 rule 10.3, 10.4, 11.6, 20.7, 12.2, 20.9, 5.3, 10.8, 8.4, 9.3.

**[2.5.2]**

- Improvements
  - Applied ERRATA 51327.

**[2.5.1]**

- Bug Fixes
  - Fixed the EDMA\_ResetChannel function cannot reset channel DONE/ERROR status.

**[2.5.0]**

- Improvements
  - Added feature FSL\_FEATURE\_EDMA\_HAS\_NO\_SBR\_ATTR\_BIT to separate DMA without ATTR bitfield.
  - Added api EDMA\_GetChannelSystemBusInformation to gets the channel identification and attribute information on the system bus interface.
- Bug Fixes
  - Fixed the ESG bit not set in scatter gather mode issue.
  - Fixed the DREQ bit configuration missed in single transfer issue.
  - Cleared the interrupt status before invoke callback to avoid miss interrupt issue.
  - Removed disableRequestAfterMajorLoopComplete from edma\_transfer\_config\_t structure as driver will handle it.
  - Fixed the channel mux configuration not compatible issue.
  - Fixed the out of bound access in function EDMA\_DriverIRQHandler.

**[2.4.4]**

- Bug Fixes
  - Fixed comments by replacing STCD with TCD
  - Fixed the TCD overwrite issue when submit transfer request in the callback if there is a active TCD in hardware.

**[2.4.3]**

- Improvements
  - Added FSL\_FEATURE\_MEMORY\_HAS\_ADDRESS\_OFFSET to convert the address between system mapped address and dma quick access address.
- Bug Fixes
  - Fixed the wrong tcd done count calculated in first TCD interrupt for the non scatter gather case.

#### [2.4.2]

- Bug Fixes
  - Fixed the wrong tcd done count calculated in first TCD interrupt by correct the initial value of the header.
  - Fixed violations of MISRA C-2012 rule 10.3, 10.4.

#### [2.4.1]

- Bug Fixes
  - Added clear CITER and BITER registers in EDMA\_AbortTransfer to make sure the TCD registers in a correct state for next calling of EDMA\_SubmitTransfer.
  - Removed the clear DONE status for ESG not enabled case to avoid DONE bit cleared unexpectedly.

#### [2.4.0]

- Improvements
  - Added api EDMA\_EnableContinuousChannelLinkMode to support continuous link mode.
  - Added apis EDMA\_SetMajorOffsetConfig/EDMA\_TcdSetMajorOffsetConfig to support major loop address offset feature.
  - Added api EDMA\_EnableChannelMinorLoopMapping for minor loop offset feature.
  - Removed the redundant IRQ Handler in edma driver.

#### [2.3.2]

- Improvements
  - Fixed HIS ccm issue in function EDMA\_PrepareTransferConfig.
  - Fixed violations of MISRA C-2012 rule 11.6, 10.7, 10.3, 18.1.
- Bug Fixes
  - Added ACTIVE & BITER & CITER bitfields to determine the channel status to fixed the issue of the transfer request cannot submit by function EDMA\_SubmitTransfer when channel is idle.

#### [2.3.1]

- Improvements
  - Added source/destination address alignment check.
  - Added driver IRQ handler support for multi DMA instance in one SOC.

#### [2.3.0]

- Improvements
  - Added new api EDMA\_PrepareTransferConfig to allow different configurations of width and offset.
- Bug Fixes
  - Fixed violations of MISRA C-2012 rule 10.4, 10.1.

- Fixed the Coverity issue regarding out-of-bounds write.

#### [2.2.0]

- Improvements
  - Added peripheral-to-peripheral support in EDMA driver.

#### [2.1.9]

- Bug Fixes
  - Fixed MISRA issue: Rule 10.7 and 10.8 in function `EDMA_DisableChannelInterrupts` and `EDMA_SubmitTransfer`.
  - Fixed MISRA issue: Rule 10.7 in function `EDMA_EnableAsyncRequest`.

#### [2.1.8]

- Bug Fixes
  - Fixed incorrect channel preemption base address used in `EDMA_SetChannelPreemptionConfig` API which causes incorrect configuration of the channel preemption register.

#### [2.1.7]

- Bug Fixes
  - Fixed incorrect transfer size setting.
    - \* Added 8 bytes transfer configuration and feature for RT series;
    - \* Added feature to support 16 bytes transfer for Kinetis.
  - Fixed the issue that `EDMA_HandleIRQ` would go to incorrect branch when TCD was not used and callback function not registered.

#### [2.1.6]

- Bug Fixes
  - Fixed KW3X MISRA Issue.
    - \* Rule 14.4, 10.8, 10.4, 10.7, 10.1, 10.3, 13.5, and 13.2.
- Improvements
  - Cleared the IRQ handler unavailable for specific platform with macro `FSL_FEATURE_EDMA_MODULE_CHANNEL_IRQ_ENTRY_SHARED_OFFSET`.

#### [2.1.5]

- Improvements
  - Improved EDMA IRQ handler to support half interrupt feature.

#### [2.1.4]

- Bug Fixes
  - Cleared enabled request, status during EDMA\_Init for the case that EDMA is halted before reinitialization.

#### [2.1.3]

- Bug Fixes
  - Added clear DONE bit in IRQ handler to avoid overwrite TCD issue.
  - Optimized above solution for the case that transfer request occurs in callback.

#### [2.1.2]

- Improvements
  - Added interface to get next TCD address.
  - Added interface to get the unused TCD number.

#### [2.1.1]

- Improvements
  - Added documentation for eDMA data flow when scatter/gather is implemented for the EDMA\_HandleIRQ API.
  - Updated and corrected some related comments in the EDMA\_HandleIRQ API and edma\_handle\_t struct.

#### [2.1.0]

- Improvements
  - Changed the EDMA\_GetRemainingBytes API into EDMA\_GetRemainingMajorLoopCount due to eDMA IP limitation (see API comments/note for further details).

#### [2.0.5]

- Improvements
  - Added pubweak DriverIRQHandler for K32H844P (16 channels shared).

#### [2.0.4]

- Improvements
  - Added support for SoCs with multiple eDMA instances.
  - Added pubweak DriverIRQHandler for KL28T DMA1 and MCIMX7U5\_M4.

#### [2.0.3]

- Bug Fixes
  - Fixed the incorrect pubweak IRQHandler name issue, which caused re-definition build errors when client set his/her own IRQHandler, by changing the 32-channel IRQHandler name to DriverIRQHandler.

**[2.0.2]**

- Bug Fixes
  - Fixed incorrect minorLoopBytes type definition in `_edma_transfer_config` struct, and defined minorLoopBytes as `uint32_t` instead of `uint16_t`.

**[2.0.1]**

- Bug Fixes
  - Fixed the eDMA callback issue (which did not check valid status) in `EDMA_HandleIRQ` API.

**[2.0.0]**

- Initial version.
- 

**FLEXCAN****[2.14.1]**

- Bug Fixes
  - Fixed register `IMASK2-4 IFLAG2-4 HR_TIME_STAMPn` access issue on FlexCAN instances with different number of MBs.
  - Fixed bit field `MBDSR1-3` access issue on FlexCAN instances with different number of MBs.
- Improvements
  - Unified following API as same parameter and return value type:
    - \* `FLEXCAN_GetMbStatusFlags`
    - \* `FLEXCAN_ClearMbStatusFlags`
    - \* `FLEXCAN_EnableMbInterrupts`
    - \* `FLEXCAN_DisableMbInterrupts`

**[2.14.0]**

- Improvements
  - Support external time tick feature.
  - Support high resolution timestamp feature.
  - Enter Freeze Mode first when enter Disable Mode on some platform.
  - Add feature macro for Pretended Networking because some FlexCAN instance do not have this feature.
  - Add feature macro for enhanced Rx FIFO because some FlexCAN instance do not have this feature.
  - Add new FlexCAN IRQ Handler `FLEXCAN_DriverDataIRQHandler` and `FLEXCAN_DriverEventIRQHandler`. Thses IRQ Handlers are used on soc which FlexCAN interrupts are grouped by specific function and assigned to different vector.
  - Update macro `FLEXCAN_WAKE_UP_FLAG` and `FLEXCAN_PNWAKE_UP_FLAG` to simplify code.

- Replace macro `FSL_FEATURE_FLEXCAN_HAS_NO_WAKMSK_SUPPORT` with `FSL_FEATURE_FLEXCAN_HAS_NO_SLFWAK_SUPPORT`.
- Replace macro `FSL_FEATURE_FLEXCAN_HAS_NO_WAKSRC_SUPPORT` with `FSL_FEATURE_FLEXCAN_HAS_GLITCH_FILTER`.
- Bug Fixes
  - Fixed wrong interrupt and status flag helper macro in enumeration `_flexcan_flags` and API `FLEXCAN_DisableInterrupts`.
  - Fixed interrupt flag helper macro typo issue.
  - Remove flags which will be unassociated with interrupt in macro `FLEXCAN_MEMORY_ERROR_INT_FLAG`.
  - Remove flags which will be unassociated with interrupt in macro `FLEXCAN_ERROR_AND_STATUS_INT_FLAG`.
  - Fixed array out-of-bounds access when read enhanced Rx FIFO.

#### [2.13.1]

- Improvements
  - Conditionally compile interrupt handling code to solve the problem of using this driver on CPU cores that do not support interrupts.

#### [2.13.0]

- Improvements
  - Support payload endianness selection feature.

#### [2.12.0]

- Improvements
  - Support automatic Remote Response feature.
  - Add API `FLEXCAN_SetRemoteResponseMbConfig()` to configure automatic Remote Response mailbox.

#### [2.11.8]

- Improvements
  - Synchronize flexcan driver update on s32z platform.

#### [2.11.7]

- Bug Fixes
  - Fixed `FLEXCAN_TransferReceiveEnhancedFifoEDMA()` compatibility with edma5.

#### [2.11.6]

- Bug Fixes
  - Fixed ERRATA\_9595 `FLEXCAN_EnterFreezeMode()` may result to bus fault on some platform.

**[2.11.5]**

- Bug Fixes
  - Fixed flexcan\_memset() crash under high optimization compilation.

**[2.11.4]**

- Improvements
  - Update CANFD max bitrate to 10Mbps on MCXNx3x and MCXNx4x.
  - Release peripheral from reset if necessary in init function.

**[2.11.3]**

- Bug Fixes
  - Fixed FLEXCAN\_TransferReceiveEnhancedFifoEDMA() compile error with DMA3.

**[2.11.2]**

- Bug Fixes
  - Fixed bug that timestamp in flexcan\_handle\_t not updated when RX overflow happens.

**[2.11.1]**

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.1.

**[2.11.0]**

- Bug Fixes
  - Fixed wrong base address argument in FLEXCAN2 IRQ Handler.
- Improvements
  - Add API to determine if the instance supports CAN FD mode at run time.

**[2.10.1]**

- Bug Fixes
  - Fixed HIS CCM issue.
  - Fixed RTOS issue by adding protection to read-modify-write operations on interrupt enable/disable API.

**[2.10.0]**

- Improvements
  - Update driver to make it able to support devices which has more than 64 8bytes MBs.
  - Update CAN FD transfer APIs to make them set/get edl bit according to frame content, which can make them compatible with classic CAN.

### [2.9.2]

- Bug Fixes
  - Fixed the issue that FLEXCAN\_CheckUnhandleInterruptEvents() can't detecting the exist enhanced RX FIFO interrupt status.
  - Fixed the issue that FLEXCAN\_ReadPNWakeUpMB() does not return fail even no existing valid wake-up frame.
  - Fixed the issue that FLEXCAN\_ReadEnhancedRxFifo() may clear bits other than the data available bit.
  - Fixed violations of the MISRA C-2012 rules 10.4, 10.8.
- Improvements
  - Return kStatus\_FLEXCAN\_RxFifoDisabled instead of kStatus\_Fail when read FIFO fail during IRQ handler.
  - Remove unreachable code from timing calculates APIs.
  - Update Enhanced Rx FIFO handler to make it deal with underflow/overflow status first.

### [2.9.1]

- Bug Fixes
  - Fixed the issue that FLEXCAN\_TransferReceiveEnhancedFifoBlocking() API clearing Fifo data available flag more than once.
  - Fixed the issue that entering FLEXCAN\_SubHandlerForEnhancedRxFifo() even if Enhanced Rx fifo interrupts are not enabled.
  - Fixed the issue that FLEXCAN\_TransferReceiveEnhancedFifoEDMA() update handle even if previous Rx FIFO receive not finished.
  - Fixed the issue that FLEXCAN\_SetEnhancedRxFifoConfig() not configure the ERFCR[NFE] bits to the correct value.
  - Fixed the issue that FLEXCAN\_ReceiveFifoEDMACallback() can't differentiate between Rx fifo and enhanced rx fifo.
  - Fixed the issue that FLEXCAN\_TransferHandleIRQ() can't report Legacy Rx FIFO warning status.

### [2.9.0]

- Improvements
  - Add public set bit rate API to make driver easier to use.
  - Update Legacy Rx FIFO transfer APIs to make it support received multiple frames during one API call.
  - Optimized FLEXCAN\_SubHandlerForDataTransferred() API in interrupt handling to reduce the probability of packet loss.

### [2.8.7]

- Improvements
  - Initialized the EDMA configuration structure in the FLEXCAN EDMA driver.

**[2.8.6]**

- Bug Fixes
- Fix Coverity overrun issues in fsl\_flexcan\_edma driver.

**[2.8.5]**

- Improvements
  - Make driver aarch64 compatible.

**[2.8.4]**

- Bug Fixes
  - Fixed FlexCan\_Errata\_6032 to disable all interrupts.

**[2.8.3]**

- Bug Fixes
  - Fixed an issue with the FLEXCAN\_EnableInterrupts and FLEXCAN\_DisableInterrupts interrupt enable bits in the CTRL1 register.

**[2.8.2]**

- Bug Fixes
  - Fixed errors in timing calculations and simplify the calculation process.
  - Fixed issue of CBT and FDCBT register may write failure.

**[2.8.1]**

- Bug Fixes
  - Fixed the issue of CAN FD three sampling points.
  - Added macro to support the devices that no MCR[SUPV] bit.
  - Remove unnecessary clear WMB operations.

**[2.8.0]**

- Improvements
  - Update config configuration.
    - \* Added enableSupervisorMode member to support enable/disable Supervisor mode.
  - Simplified the algorithm in CAN FD improved timing APIs.

**[2.7.1]**

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.3, 10.7.

### [2.7.0]

- Improvements
  - Update config configuration.
    - \* Added enablePretendedNetworking member to support enable/disable Pretended Networking feature.
    - \* Added enableTransceiverDelayMeasure member to support enable/disable Transceiver Delay Measurement Pretended feature.
    - \* Added bitRate/bitRateFD member to work as baudRate/baudRateFD member union.
  - Rename all “baud” in code or comments to “bit” to align with the CAN spec.
  - Added Pretended Networking mode related APIs.
    - \* FLEXCAN\_SetPNConfig
    - \* FLEXCAN\_GetPNMatchCount
    - \* FLEXCAN\_ReadPNWakeUpMB
  - Added support for Enhanced Rx FIFO.
  - Removed independent memory error interrupt/status APIs and put all interrupt/status control operation into FLEXCAN\_EnableInterrupts/FLEXCAN\_DisableInterrupts and FLEXCAN\_GetStatusFlags/FLEXCAN\_ClearStatusFlags APIs.
  - Update improved timing APIs to make it calculate improved timing according to CiA doc recommended.
    - \* FLEXCAN\_CalculateImprovedTimingValues.
    - \* FLEXCAN\_FDCalculateImprovedTimingValues.
  - Update FLEXCAN\_SetBitRate/FLEXCAN\_SetFDBitRate to added the use of enhanced timing registers.

### [2.6.2]

- Improvements
  - Add CANFD frame data length enumeration.

### [2.6.1]

- Bug Fixes
  - Fixed the issue of not fully initializing memory in FLEXCAN\_Reset() API.

### [2.6.0]

- Improvements
  - Enable CANFD ISO mode in FLEXCAN\_FDInit API.
  - Enable the transceiver delay compensation feature when enable FD operation and set bitrate switch.
  - Implementation memory error control in FLEXCAN\_Init API.
  - Improve FLEXCAN\_FDCalculateImprovedTimingValues API to get same value for FPRESDIV and PRES DIV.
  - Added memory error configuration for user.

- \* enableMemoryErrorControl
- \* enableNonCorrectableErrorEnterFreeze
- Added memory error related APIs.
  - \* FLEXCAN\_GetMemoryErrorReportStatus
  - \* FLEXCAN\_GetMemoryErrorStatusFlags
  - \* FLEXCAN\_ClearMemoryErrorStatusFlags
  - \* FLEXCAN\_EnableMemoryErrorInterrupts
  - \* FLEXCAN\_DisableMemoryErrorInterrupts
- Bug Fixes
  - Fixed the issue of sent duff CAN frame after call FLEXCAN\_FDInit() API.

### [2.5.2]

- Bug Fixes
  - Fixed the code error issue and simplified the algorithm in improved timing APIs.
    - \* The bit field in CTRL1 register couldn't calculate higher ideal SP, we set it as the lowest one(75%)
      - FLEXCAN\_CalculateImprovedTimingValues
      - FLEXCAN\_FDCalculateImprovedTimingValues
  - Fixed MISRA-C 2012 Rule 17.7 and 14.4.
- Improvements
  - Pass EsrStatus to callback function when kStatus\_FLEXCAN\_ErrorStatus is coming.

### [2.5.1]

- Bug Fixes
  - Fixed the non-divisible case in improved timing APIs.
    - \* FLEXCAN\_CalculateImprovedTimingValues
    - \* FLEXCAN\_FDCalculateImprovedTimingValues

### [2.5.0]

- Bug Fixes
  - MISRA C-2012 issue check.
    - \* Fixed rules, containing: rule-10.1, rule-10.3, rule-10.4, rule-10.7, rule-10.8, rule-11.8, rule-12.2, rule-13.4, rule-14.4, rule-15.5, rule-15.6, rule-15.7, rule-16.4, rule-17.3, rule-5.8, rule-8.3, rule-8.5.
  - Fixed the issue that API FLEXCAN\_SetFDRxMbConfig lacks inactive message buff.
  - Fixed the issue of Pa082 warning.
  - Fixed the issue of dead lock in the function of interruption handler.
  - Fixed the issue of Legacy Rx Fifo EDMA transfer data fail in evkmimxrt1060 and evk-mimxrt1064.
  - Fixed the issue of setting CANFD Bit Rate Switch.

- Fixed the issue of operating unknown pointer risk.
  - \* when used the pointer “handle->mbFrameBuf[mbIdx]” to update the timestamp in a short-live TX frame, the frame pointer became as unknown, the action of operating it would result in program stack destroyed.
- Added assert to check current CAN clock source affected by other clock gates in current device.
  - \* In some chips, CAN clock sources could be selected by CCM. But for some clock sources affected by other clock gates, if user insisted on using that clock source, they had to open these gates at the same time. However, they should take into consideration the power consumption issue at system level. In RT10xx chips, CAN clock source 2 was affected by the clock gate of lpuart1. ERRATA ID: (ERR050235 in CCM).
- Improvements
  - Implementation for new FLEXCAN with ECC feature able to exit Freeze mode.
  - Optimized the function of interruption handler.
  - Added two APIs for FLEXCAN EDMA driver.
    - \* FLEXCAN\_PrepareTransfConfiguration
    - \* FLEXCAN\_StartTransferDatafromRxFIFO
  - Added new API for FLEXCAN driver.
    - \* FLEXCAN\_GetTimeStamp
      - For TX non-blocking API, we wrote the frame into mailbox only, so no need to register TX frame address to the pointer, and the timestamp could be updated into the new global variable handle->timestamp[mbIdx], the FLEXCAN driver provided a new API for user to get it by handle and index number after TX DONE Success.
    - \* FLEXCAN\_EnterFreezeMode
    - \* FLEXCAN\_ExitFreezeMode
  - Added new configuration for user.
    - \* disableSelfReception
    - \* enableListenOnlyMode
  - Renamed the two clock source enum macros based on CLKSRC bit field value directly.
    - \* The CLKSRC bit value had no property about Oscillator or Peripheral type in lots of devices, it acted as two different clock input source only, but the legacy enum macros name contained such property, that misled user to select incorrect CAN clock source.
  - Created two new enum macros for the FLEXCAN driver.
    - \* kFLEXCAN\_ClkSrc0
    - \* kFLEXCAN\_ClkSrc1
  - Deprecated two legacy enum macros for the FLEXCAN driver.
    - \* kFLEXCAN\_ClkSrcOsc
    - \* kFLEXCAN\_ClkSrcPeri
  - Changed the process flow for Remote request frame response..
    - \* Created a new enum macro for the FLEXCAN driver.
      - kStatus\_FLEXCAN\_RxRemote

- Changed the process flow for kFLEXCAN\_StateRxRemote state in the interrupt handler.
  - \* Should the TX frame not register to the pointer of frame handle, interrupt handler would not be able to read the remote response frame from the mail box to ram, so user should read the frame by manual from mail box after a complete remote frame transfer.

#### [2.4.0]

- Bug Fixes
  - MISRA C-2012 issue check.
    - \* Fixed rules, containing: rule-12.1, rule-17.7, rule-16.4, rule-11.9, rule-8.4, rule-14.4, rule-10.8, rule-10.4, rule-10.3, rule-10.7, rule-10.1, rule-11.6, rule-13.5, rule-11.3, rule-8.3, rule-12.2 and rule-16.1.
  - Fixed the issue that CANFD transfer data fail when bus baudrate is 30Khz.
  - Fixed the issue that ERR009595 does not follow the ERRATA document.
  - Fixed code error for ERR006032 work around solution.
  - Fixed the Coverity issue of BAD\_SHIFT in FLEXCAN.
  - Fixed the Repo build warning issue for variable without initial.
- Improvements
  - Fixed the run fail issue of FlexCAN RemoteRequest UT Case.
  - Implementation all TX and RX transferring Timestamp used in FlexCAN demos.
  - Fixed the issue of UT Test Fail for CANFD payload size changed from 64BperMB to 8PerMB.
  - Implementation for improved timing API by baud rate.

#### [2.3.2]

- Improvements
  - Implementation for ERR005959.
  - Implementation for ERR005829.
  - Implementation for ERR006032.

#### [2.3.1]

- Bug Fixes
  - Added correct handle when kStatus\_FLEXCAN\_TxSwitchToRx is coming.

#### [2.3.0]

- Improvements
  - Added self-wakeup support for STOP mode in the interrupt handling.

#### [2.2.3]

- Bug Fixes
  - Fixed the issue of CANFD data phase's bit rate not set as expected.

### [2.2.2]

- Improvements
  - Added a time stamp feature and enable it in the interrupt\_transfer example.

### [2.2.1]

- Improvements
  - Separated CANFD initialization API.
  - In the interrupt handling, fix the issue that the user cannot use the normal CAN API when with an FD.

### [2.2.0]

- Improvements
  - Added FSL\_FEATURE\_FLEXCAN\_HAS\_SUPPORT\_ENGINE\_CLK\_SEL\_REMOVE feature to support SoCs without CAN Engine Clock selection in FlexCAN module.
  - Added FlexCAN Serial Clock Operation to support i.MX SoCs.

### [2.1.0]

- Bug Fixes
  - Corrected the spelling error in the function name FLEXCAN\_XXX().
  - Moved Freeze Enable/Disable setting from FLEXCAN\_Enter/ExitFreezeMode() to FLEXCAN\_Init().
  - Corrected wrong helper macro values.
- Improvements
  - Hid FLEXCAN\_Reset() from user.
  - Used NDEBUB macro to wrap FLEXCAN\_IsMbOccupied() function instead of DEBUG macro.

### [2.0.0]

- Initial version.
- 

## FLEXCAN\_EDMA

### [2.12.0]

- Improvements
  - Support high resolution timestamp feature in enhanced Rx FIFO EDMA.
  - Add feature macro for enhanced Rx FIFO because some FlexCAN instance do not have this feature.
- Bug Fixes
  - Fixed array out-of-bounds access when read enhanced Rx FIFO in EDMA.

**[2.11.7]**

- Refer FLEXCAN driver change log 2.7.0 to 2.11.7
- 

**FLEXIO**

**[2.3.0]**

- Improvements
  - Supported platforms which don't have DOZE mode control.
  - Added more pin control functions.

**[2.2.3]**

- Improvements
  - Adapter the FLEXIO driver to platforms which don't have system level interrupt controller, such as NVIC.

**[2.2.2]**

- Improvements
  - Release peripheral from reset if necessary in init function.

**[2.2.1]**

- Improvements
  - Added doxygen index parameter comment in FLEXIO\_SetClockMode.

**[2.2.0]**

- New Features
  - Added new APIs to support FlexIO pin register.

**[2.1.0]**

- Improvements
  - Added API FLEXIO\_SetClockMode to set flexio channel counter and source clock.

**[2.0.4]**

- Bug Fixes
  - Fixed MISRA 8.4 issues.

**[2.0.3]**

- Bug Fixes
  - Fixed MISRA 10.4 issues.

### [2.0.2]

- Improvements
  - Split FLEXIO component which combines all flexio/flexio\_uart/flexio\_i2c/flexio\_i2s drivers into several components: FlexIO component, flexio\_uart component, flexio\_i2c\_master component, and flexio\_i2s component.
- Bug Fixes
  - Fixed MISRA issues
    - \* Fixed rules 10.1, 10.3, 10.4, 10.7, 11.6, 11.9, 14.4, 17.7.

### [2.0.1]

- Bug Fixes
    - Fixed the dozen mode configuration error in FLEXIO\_Init API. For enableInDoze = true, the configuration should be 0; for enableInDoze = false, the configuration should be 1.
- 

## FLEXIO\_I2C

### [2.6.1]

- Bug Fixes
  - Fixed coverity issues

### [2.6.0]

- Improvements
  - Supported platforms which don't have DOZE mode control.

### [2.5.1]

- Improvements
  - Conditionally compile interrupt handling code to solve the problem of using this driver on CPU cores that do not support interrupts.

### [2.5.0]

- Improvements
  - Split some functions, fixed CCM problem in file fsl\_flexio\_i2c\_master.c.

### [2.4.0]

- Improvements
  - Added delay of 1 clock cycle in FLEXIO\_I2C\_MasterTransferRunStateMachine to ensure that bus would be idle before next transfer if master is nacked.
  - Fixed issue that the restart setup time is less than the time in I2C spec by adding delay of 1 clock cycle before restart signal.

**[2.3.0]**

- Improvements
  - Used 3 timers instead of 2 to support transfer which is more than 14 bytes in single transfer.
  - Improved FLEXIO\_I2C\_MasterTransferGetCount so that the API can check whether the transfer is still in progress.
- Bug Fixes
  - Fixed MISRA 10.4 issues.

**[2.2.0]**

- New Features
  - Added timeout mechanism when waiting certain state in transfer API.
  - Added an API for checking bus pin status.
- Bug Fixes
  - Fixed COVERITY issue of useless call in FLEXIO\_I2C\_MasterTransferRunStateMachine.
  - Fixed MISRA issues
    - \* Fixed rules 10.1, 10.3, 10.4, 10.7, 11.6, 11.9, 14.4, 17.7.
  - Added codes in FLEXIO\_I2C\_MasterTransferCreateHandle to clear pending NVIC IRQ, disable internal IRQs before enabling NVIC IRQ.
  - Modified code so that during master's nonblocking transfer the start and slave address are sent after interrupts being enabled, in order to avoid potential issue of sending the start and slave address twice.

**[2.1.7]**

- Bug Fixes
  - Fixed the issue that FLEXIO\_I2C\_MasterTransferBlocking did not wait for STOP bit sent.
  - Fixed COVERITY issue of useless call in FLEXIO\_I2C\_MasterTransferRunStateMachine.
  - Fixed the issue that I2C master did not check whether bus was busy before transfer.

**[2.1.6]**

- Bug Fixes
  - Fixed the issue that I2C Master transfer APIs(blocking/non-blocking) did not support the situation of master transfer with subaddress and transfer data size being zero, which means no data followed the subaddress.

**[2.1.5]**

- Improvements
  - Unified component full name to FLEXIO I2C Driver.

#### [2.1.4]

- Bug Fixes
  - The following modifications support FlexIO using multiple instances:
    - \* Removed FLEXIO\_Reset API in module Init APIs.
    - \* Updated module Deinit APIs to reset the shifter/timer config instead of disabling module/clock.
    - \* Updated module Enable APIs to only support enable operation.

#### [2.1.3]

- Improvements
  - Changed the prototype of FLEXIO\_I2C\_MasterInit to return kStatus\_Success if initialized successfully or to return kStatus\_InvalidArgument if “(srcClock\_Hz / masterConfig->baudRate\_Bps) / 2 - 1” exceeds 0xFFU.

#### [2.1.2]

- Bug Fixes
  - Fixed the FLEXIO I2C issue where the master could not receive data from I2C slave in high baudrate.
  - Fixed the FLEXIO I2C issue where the master could not receive NAK when master sent non-existent addr.
  - Fixed the FLEXIO I2C issue where the master could not get transfer count successfully.
  - Fixed the FLEXIO I2C issue where the master could not receive data successfully when sending data first.
  - Fixed the Dozen mode configuration error in FLEXIO\_I2C\_MasterInit API. For enableInDoze = true, the configuration should be 0; for enableInDoze = false, the configuration should be 1.
  - Fixed the issue that FLEXIO\_I2C\_MasterTransferBlocking API called FLEXIO\_I2C\_MasterTransferCreateHandle, which lead to the s\_flexioHandle/s\_flexioIsr/s\_flexioType variable being written. Then, if calling FLEXIO\_I2C\_MasterTransferBlocking API multiple times, the s\_flexioHandle/s\_flexioIsr/s\_flexioType variable would not be written any more due to it being out of range. This lead to the following situation: NonBlocking transfer APIs could not work due to the fail of register IRQ.

#### [2.1.1]

- Bug Fixes
  - Implemented the FLEXIO\_I2C\_MasterTransferBlocking API which is defined in header file but has no implementation in the C file.

#### [2.1.0]

- New Features
  - Added Transfer prefix in transactional APIs.
  - Added transferSize in handle structure to record the transfer size.

## FLEXIO\_I2S

### [2.2.2]

- Bug Fixes
  - Fixed violations of MISRA C-2012 rule 12.4.

### [2.2.1]

- Improvements
  - Conditionally compile interrupt handling code to solve the problem of using this driver on CPU cores that do not support interrupts.

### [2.2.0]

- New Features
  - Added timeout mechanism when waiting certain state in transfer API.
- Bug Fixes
  - Fixed IAR Pa082 warnings.
  - Fixed violations of the MISRA C-2012 rules 10.4, 14.4, 11.8, 11.9, 10.1, 17.7, 11.6, 10.3, 10.7.

### [2.1.6]

- Bug Fixes
  - Added reset flexio before flexio i2s init to make sure flexio status is normal.

### [2.1.5]

- Bug Fixes
  - Fixed the issue that I2S driver used hard code for bitwidth setting.

### [2.1.4]

- Improvements
  - Unified component's full name to FLEXIO I2S (DMA/EDMA) driver.

### [2.1.3]

- Bug Fixes
  - The following modifications support FLEXIO using multiple instances:
    - \* Removed FLEXIO\_Reset API in module Init APIs.
    - \* Updated module Deinit APIs to reset the shifter/timer config instead of disabling module/clock.
    - \* Updated module Enable APIs to only support enable operation.

### [2.1.2]

- New Features
  - Added configure items for all pin polarity and data valid polarity.
  - Added default configure for pin polarity and data valid polarity.

### [2.1.1]

- Bug Fixes
  - Fixed FlexIO I2S RX data read error and eDMA address error.
  - Fixed FlexIO I2S slave timer compare setting error.

### [2.1.0]

- New Features
    - Added Transfer prefix in transactional APIs.
    - Added transferSize in handle structure to record the transfer size.
- 

## FLEXIO\_I2S\_EDMA

### [2.1.9]

- Bug Fixes
  - Fixed violations of MISRA C-2012 rule 12.4.

### [2.1.8]

- Improvements
    - Applied EDMA ERRATA 51327.
- 

## FLEXIO\_MCU\_LCD

### [2.3.0]

- New Features
  - Supported passing an extra user defined parameter to GPIO functions to control the CS/RS/RDWR pin signal.

### [2.2.0]

- Improvements
  - Supported platforms which don't have DOZE mode control.

### [2.1.0]

- New Features
    - Supported transmit only data without command.
-

**[2.0.8]**

- Bug Fixes
  - Fixed bug that FLEXIO\_MCULCD\_Init return kStatus\_Success even with invalid parameter.
  - Fixed glitch on WR, that when initially configure the timer pin as output, or change the pin back to disabled, the pin may be driven low causing glitch on bus. Configure the pin as bidirection output first then perform a subsequent write to change to output or disabled to avoid the issue.

**[2.0.6]**

- Bug Fixes
  - Fixed MISRA 10.4 issues when FLEXIO\_MCULCD\_DATA\_BUS\_WIDTH defined as signed value.

**[2.0.5]**

- Improvements
  - Changed FLEXIO\_MCULCD\_WriteDataArrayBlocking's data parameter to const type.

**[2.0.4]**

- Bug Fixes
  - Fixed MISRA 10.4 issues.

**[2.0.3]**

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.1, 10.3, 10.4, 10.6, 14.4, 17.7.

**[2.0.2]**

- Improvements
  - Unified component full name to FLEXIO\_MCU\_LCD (EDMA) driver.

**[2.0.1]**

- Bug Fixes
  - The following modification to support FlexIO using multiple instances:
    - \* Removed FLEXIO\_Reset API in module Init APIs.
    - \* Updated module Deinit APIs to reset the shifter/timer configuration instead of disabling module and clock.
    - \* Updated module Enable APIs to only support enable operation.

**[2.0.0]**

- Initial version.
-

## FLEXIO\_MCU\_LCD\_EDMA

### [2.0.6]

- New Features
  - Supported passing an extra user defined parameter to GPIO functions to control the RDWR pin signal.

### [2.0.5]

- New Features
  - Supported transmit only data without command.

### [2.0.4]

- Bug Fixes
  - Fixed MISRA 10.4 issues.

### [2.0.3]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.1, 10.3, 10.4, 10.6, 14.4, 17.7.

### [2.0.2]

- Improvements
  - Unified component full name to FLEXIO\_MCU\_LCD (EDMA) driver.

### [2.0.1]

- Bug Fixes
  - The following modification to support FlexIO using multiple instances:
    - \* Removed FLEXIO\_Reset API in module Init APIs.
    - \* Updated module Deinit APIs to reset the shifter/timer configuration instead of disabling module and clock.
    - \* Updated module Enable APIs to only support enable operation.

### [2.0.0]

- Initial version.
- 

## FLEXIO\_SPI

### [2.4.2]

- Bug Fixes
  - Fixed FLEXIO\_SPI\_MasterTransferBlocking and FLEXIO\_SPI\_MasterTransferNonBlocking issue in CS continuous mode, the CS might not be continuous.

**[2.4.1]**

- Bug Fixes
  - Fixed coverity issues

**[2.4.0]**

- Improvements
  - Supported platforms which don't have DOZE mode control.

**[2.3.5]**

- Improvements
  - Conditionally compile interrupt handling code to solve the problem of using this driver on CPU cores that do not support interrupts.

**[2.3.4]**

- Bug Fixes
  - Fixed the txData from void \* to const void \* in transmit API

**[2.3.3]**

- Bugfixes
  - Fixed cs-continuous mode.

**[2.3.2]**

- Improvements
  - Changed FLEXIO\_SPI\_DUMMYDATA to 0x00.

**[2.3.1]**

- Bugfixes
  - Fixed IRQ SHIFTBUF overrun issue when one FLEXIO instance used as multiple SPIs.

**[2.3.0]**

- New Features
  - Supported FLEXIO\_SPI slave transfer with continuous master CS signal and CPHA=0.
  - Supported FLEXIO\_SPI master transfer with continuous CS signal.
  - Support 32 bit transfer width.
- Bug Fixes
  - Fixed wrong timer compare configuration for dma/edma transfer.
  - Fixed wrong byte order of rx data if transfer width is 16 bit, since the we use shifter buffer bit swapped/byte swapped register to read in received data, so the high byte should be read from the high bits of the register when MSB.

### [2.2.1]

- Bug Fixes
  - Fixed bug in FLEXIO\_SPI\_MasterTransferAbortEDMA that when aborting EDMA transfer EDMA\_AbortTransfer should be used rather than EDMA\_StopTransfer.

### [2.2.0]

- Improvements
  - Added timeout mechanism when waiting certain states in transfer driver.
- Bug Fixes
  - Fixed MISRA 10.4 issues.
  - Added codes in FLEXIO\_SPI\_MasterTransferCreateHandle and FLEXIO\_SPI\_SlaveTransferCreateHandle to clear pending NVIC IRQ before enabling NVIC IRQ, to fix issue of pending IRQ interfering the on-going process.

### [2.1.3]

- Improvements
  - Unified component full name to FLEXIO SPI(DMA/EDMA) Driver.
- Bug Fixes
  - Fixed MISRA issues
    - \* Fixed rules 10.1, 10.3, 10.4, 10.7, 11.6, 11.9, 14.4, 17.7.

### [2.1.2]

- Bug Fixes
  - The following modification support FlexIO using multiple instances:
    - \* Removed FLEXIO\_Reset API in module Init APIs.
    - \* Updated module Deinit APIs to reset the shifter/timer config instead of disabling module/clock.
    - \* Updated module Enable APIs to only support enable operation.

### [2.1.1]

- Bug Fixes
  - Fixed bug where FLEXIO SPI transfer data is in 16 bit per frame mode with eDMA.
  - Fixed bug when FLEXIO SPI works in eDMA and interrupt mode with 16-bit per frame and Lsbfirst.
  - Fixed the Dozen mode configuration error in FLEXIO\_SPI\_MasterInit/FLEXIO\_SPI\_SlaveInit API. For enableInDoze = true, the configuration should be 0; for enableInDoze = false, the configuration should be 1.
- Improvements
  - Added #ifndef/#endif to allow users to change the default TX value at compile time.

**[2.1.0]**

- New Features
    - Added Transfer prefix in transactional APIs.
    - Added transferSize in handle structure to record the transfer size.
  - Bug Fixes
    - Fixed the error register address return for 16-bit data write in FLEXIO\_SPI\_GetTxDataRegisterAddress.
    - Provided independent IRQHandler/transfer APIs for Master and slave to fix the baudrate limit issue.
- 

**FLEXIO\_UART****[2.6.2]**

- Bug Fixes
  - Fixed coverity issues

**[2.6.1]**

- Improvements
  - Improve baudrate calculation method, to support higher frequency FlexIO clock source.

**[2.6.0]**

- Improvements
  - Supported platforms which don't have DOZE mode control.

**[2.5.1]**

- Improvements
  - Conditionally compile interrupt handling code to solve the problem of using this driver on CPU cores that do not support interrupts.

**[2.5.0]**

- Improvements
  - Added API FLEXIO\_UART\_FlushShifters to flush UART fifo.

**[2.4.0]**

- Improvements
  - Use separate data for TX and RX in flexio\_uart\_transfer\_t.
- Bug Fixes
  - Fixed bug that when ring buffer is used, if some data is received in ring buffer first before calling FLEXIO\_UART\_TransferReceiveNonBlocking, the received data count returned by FLEXIO\_UART\_TransferGetReceiveCount is wrong.

### [2.3.0]

- Improvements
  - Added check for baud rate's accuracy that returns `kStatus_FLEXIO_UART_BaudrateNotSupport` when the best achieved baud rate is not within 3% error of configured baud rate.
- Bug Fixes
  - Added codes in `FLEXIO_UART_TransferCreateHandle` to clear pending NVIC IRQ before enabling NVIC IRQ, to fix issue of pending IRQ interfering the on-going process.

### [2.2.0]

- Improvements
  - Added timeout mechanism when waiting for certain states in transfer driver.
- Bug Fixes
  - Fixed MISRA 10.4 issues.

### [2.1.6]

- Bug Fixes
  - Fixed IAR Pa082 warnings.
  - Fixed MISRA issues
    - \* Fixed rules 10.1, 10.3, 10.4, 10.7, 11.6, 11.9, 14.4, 17.7.

### [2.1.5]

- Improvements
  - Triggered user callback after all the data in ringbuffer were received in `FLEXIO_UART_TransferReceiveNonBlocking`.

### [2.1.4]

- Improvements
  - Unified component full name to FLEXIO UART(DMA/EDMA) Driver.

### [2.1.3]

- Bug Fixes
  - The following modifications support FLEXIO using multiple instances:
    - \* Removed `FLEXIO_Reset` API in module Init APIs.
    - \* Updated module Deinit APIs to reset the shifter/timer configuration instead of disabling module and clock.
    - \* Updated module Enable APIs to only support enable operation.

**[2.1.2]**

- Bug Fixes
  - Fixed the transfer count calculation issue in FLEXIO\_UART\_TransferGetReceiveCount, FLEXIO\_UART\_TransferGetSendCount, FLEXIO\_UART\_TransferGetReceiveCountDMA, FLEXIO\_UART\_TransferGetSendCountDMA, FLEXIO\_UART\_TransferGetReceiveCountEDMA and FLEXIO\_UART\_TransferGetSendCountEDMA.
  - Fixed the Dozen mode configuration error in FLEXIO\_UART\_Init API. For enableInDoze = true, the configuration should be 0; for enableInDoze = false, the configuration should be 1.
  - Added code to report errors if the user sets a too-low-baudrate which FLEXIO cannot reach.
  - Disabled FLEXIO\_UART receive interrupt instead of all NVICs when reading data from ring buffer. If ring buffer is used, receive nonblocking will disable all NVIC interrupts to protect the ring buffer. This had negative effects on other IPs using interrupt.

**[2.1.1]**

- Bug Fixes
  - Changed the API name FLEXIO\_UART\_StopRingBuffer to FLEXIO\_UART\_TransferStopRingBuffer to align with the definition in C file.

**[2.1.0]**

- New Features
  - Added Transfer prefix in transactional APIs.
  - Added txSize/rxSize in handle structure to record the transfer size.
- Bug Fixes
  - Added an error handle to handle the situation that data count is zero or data buffer is NULL.

---

**FLEXIO\_UART\_EDMA****[2.3.1]**

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules.

**[2.3.0]**

- Refer FLEXIO\_UART driver change log to 2.3.0
- 

**INTM****[2.1.0]**

- Replace macro FSL\_FEATURE\_INTM\_MONITOR\_COUNT to INTM\_MON\_COUNT.

### [2.0.1]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.3, 10.4.

### [2.0.0]

- Initial version.
- 

## LCU

### [2.0.0]

- Initial version.
- 

## LPCMP

### [2.3.2]

- Improvements
  - Fixed LPCMP CERT-C issues.

### [2.3.1]

- Improvements
  - Update LPCMP driver to be compatible with platforms that do not support LPCMP nano power mode selection.

### [2.3.0]

- New Feature
  - Added some new features for platforms which support
    - \* Plus input source selection.
    - \* Minus input source selection.
    - \* CMP to DAC link.
- Improvements
  - Removed some new features for platforms which doesn't support
    - \* Functional clock source selection.
    - \* DAC high power mode selection.
    - \* Round Robin clock source selection.
    - \* Round Robin trigger source selection.
    - \* Round Robin channel sample numbers setting.
    - \* Round Robin channel sample time threshold setting.
    - \* Round Robin internal trigger configuration.

**[2.2.0]**

- Improvements
  - Change `FSL_FEATURE_LPCMP_HAS_NO_CCR0_CMP_STOP_EN` to `FSL_FEATURE_LPCMP_HAS_CCR0_CMP_STOP_EN`.

**[2.1.3]**

- New Feature
  - Added new macro to handle the case where some instances do not have the CCR0 `CMP_STOP_EN` bit field.

**[2.1.2]**

- New Feature
  - Add macros to be compatible with some platforms that do not have the CCR0 `CMP_STOP_EN` bitfield.

**[2.1.1]**

- Improvements
  - Release peripheral from reset if necessary in init function.

**[2.1.0]**

- New Features:
  - Supported round robin mode and window mode feature.

**[2.0.3]**

- Bug Fixes:
  - Fixed the violation of MISRA-2012 rule 17.7.

**[2.0.2]**

- Bug Fixes:
  - The current API `LPCMP_ClearStatusFlags` has to check `w1c` bits.

**[2.0.1]**

- Added control macro to enable/disable the `CLOCK` code in current driver.

**[2.0.0]**

- Initial version.
-

## LPI2C

### [2.6.1]

- Bug Fixes
  - Fixed coverity issues.

### [2.6.0]

- New Feature
  - Added common IRQ handler entry LPI2C\_DriverIRQHandler.

### [2.5.7]

- Improvements
  - Added support for separated IRQ handlers.

### [2.5.6]

- Improvements
  - Conditionally compile interrupt handling code to solve the problem of using this driver on CPU cores that do not support interrupts.

### [2.5.5]

- Bug Fixes
  - Fixed LPI2C\_SlaveInit() - allow to disable SDA/SCL glitch filter.

### [2.5.4]

- Bug Fixes
  - Fixed LPI2C\_MasterTransferBlocking() - the return value was sometime affected by call of LPI2C\_MasterStop().

### [2.5.3]

- Improvements
  - Added handler for LPI2C7 and LPI2C8.

### [2.5.2]

- Bug Fixes
  - Fixed ERR051119 to ignore the nak flag when IGNACK=1 in LPI2C\_MasterCheckAndClearError.

**[2.5.1]**

- Bug Fixes
  - Added bus stop incase of bus stall in LPI2C\_MasterTransferBlocking.
- Improvements
  - Release peripheral from reset if necessary in init function.

**[2.5.0]**

- New Features
  - Added new function LPI2C\_SlaveEnableAckStall to enable or disable ACKSTALL.

**[2.4.1]**

- Improvements
  - Before master transfer with transactional APIs, enable master function while disable slave function and vise versa for slave transfer to avoid the one affecting the other.

**[2.4.0]**

- Improvements
  - Split some functions, fixed CCM problem in file fsl\_lpi2c.c.
- Bug Fixes
  - Fixed bug in LPI2C\_MasterInit that the MCFGR2's value set in LPI2C\_MasterSetBaudRate may be overwritten by mistake.

**[2.3.2]**

- Improvements
  - Initialized the EDMA configuration structure in the LPI2C EDMA driver.

**[2.3.1]**

- Improvements
  - Updated LPI2C\_GetCyclesForWidth to add the parameter of minimum cycle, because for master SDA/SCL filter, master bus idle/pin low timeout and slave SDA/SCL filter configuration, 0 means disabling the feature and cannot be used.
- Bug Fixes
  - Fixed bug in LPI2C\_SlaveTransferHandleIRQ that when restart detect event happens the transfer structure should not be cleared.
  - Fixed bug in LPI2C\_RunTransferStateMachine, that when only slave address is transferred or there is still data remaining in tx FIFO the last byte's nack cannot be ignored.
  - Fixed bug in slave filter doze enable, that when FILTDZ is set it means disable rather than enable.
  - Fixed bug in the usage of LPI2C\_GetCyclesForWidth. First its return value cannot be used directly to configure the slave FILTSDA, FILTSCL, DATAVD or CLKHOLD, because the real cycle width for them should be FILTSDA+3, FILTSCL+3, FILTSCL+DATAVD+3 and CLKHOLD+3. Second when cycle period is not affected by the prescaler value, prescaler value should be passed as 0 rather than 1.

- Fixed wrong default setting for LPI2C slave. If enabling the slave tx SCL stall, then the default clock hold time should be set to 250ns according to I2C spec for 100kHz standard mode baudrate.
- Fixed bug that before pushing command to the tx FIFO the FIFO occupation should be checked first in case FIFO overflow.

### [2.3.0]

- New Features

- Supported reading more than 256 bytes of data in one transfer as master.
- Added API LPI2C\_GetInstance.

- Bug Fixes

- Fixed bug in LPI2C\_MasterTransferAbortEDMA, LPI2C\_MasterTransferAbort and LPI2C\_MasterTransferHandleIRQ that before sending stop signal whether master is active and whether stop signal has been sent should be checked, to make sure no FIFO error or bus error will be caused.
- Fixed bug in LPI2C master EDMA transactional layer that the bus error cannot be caught and returned by user callback, by monitoring bus error events in interrupt handler.
- Fixed bug in LPI2C\_GetCyclesForWidth that the parameter used to calculate clock cycle should be  $2^{\text{prescaler}}$  rather than prescaler.
- Fixed bug in LPI2C\_MasterInit that timeout value should be configured after baudrate, since the timeout calculation needs prescaler as parameter which is changed during baudrate configuration.
- Fixed bug in LPI2C\_MasterTransferHandleIRQ and LPI2C\_RunTransferStateMachine that when master writes with no stop signal, need to first make sure no data remains in the tx FIFO before finishes the transfer.

### [2.2.0]

- Bug Fixes

- Fixed issue that the SCL high time, start hold time and stop setup time do not meet I2C specification, by changing the configuration of data valid delay, setup hold delay, clock high and low parameters.
- MISRA C-2012 issue fixed.
  - \* Fixed rule 8.4, 13.5, 17.7, 20.8.

### [2.1.12]

- Bug Fixes

- Fixed MISRA advisory 15.5 issues.

### [2.1.11]

- Bug Fixes

- Fixed the bug that, during master non-blocking transfer, after the last byte is sent/received, the kLPI2C\_MasterNackDetectFlag is expected, so master should not check and clear kLPI2C\_MasterNackDetectFlag when remainingBytes is zero, in case FIFO is emptied when stop command has not been sent yet.

- Fixed the bug that, during non-blocking transfer slave may nack master while master is busy filling tx FIFO, and NDF may not be handled properly.

#### [2.1.10]

- Bug Fixes
  - MISRA C-2012 issue fixed.
    - \* Fixed rule 10.3, 14.4, 15.5.
  - Fixed unaligned access issue in LPI2C\_RunTransferStateMachine.
  - Fixed uninitialized variable issue in LPI2C\_MasterTransferHandleIRQ.
  - Used linked TCD to disable tx and enable rx in read operation to fix the issue that for platform sharing the same DMA request with tx and rx, during LPI2C read operation if interrupt with higher priority happened exactly after command was sent and before tx disabled, potentially both tx and rx could trigger dma and cause trouble.
  - Fixed MISRA issues.
    - \* Fixed rules 10.1, 10.3, 10.4, 11.6, 11.9, 14.4, 17.7.
  - Fixed the waitTimes variable not re-assignment issue for each byte read.
- New Features
  - Added the IRQHandler for LPI2C5 and LPI2C6 instances.
- Improvements
  - Updated the LPI2C\_WAIT\_TIMEOUT macro to unified name I2C\_RETRY\_TIMES.

#### [2.1.9]

- Bug Fixes
  - Fixed Coverity issue of unchecked return value in I2C\_RTOS\_Transfer.
  - Fixed Coverity issue of operands did not affect the result in LPI2C\_SlaveReceive and LPI2C\_SlaveSend.
  - Removed STOP signal wait when NAK detected.
  - Cleared slave repeat start flag before transmission started in LPI2C\_SlaveSend/LPI2C\_SlaveReceive. The issue was that LPI2C\_SlaveSend/LPI2C\_SlaveReceive did not handle with the reserved repeat start flag. This caused the next slave to send a break, and the master was always in the receive data status, but could not receive data.

#### [2.1.8]

- Bug Fixes
  - Fixed the transfer issue with LPI2C\_MasterTransferNonBlocking, kLPI2C\_TransferNoStopFlag, with the wait transfer done through callback in a way of not doing a blocking transfer.
  - Fixed the issue that STOP signal did not appear in the bus when NAK event occurred.

### [2.1.7]

- Bug Fixes
  - Cleared the stopflag before transmission started in LPI2C\_SlaveSend/LPI2C\_SlaveReceive. The issue was that LPI2C\_SlaveSend/LPI2C\_SlaveReceive did not handle with the reserved stop flag and caused the next slave to send a break, and the master always stayed in the receive data status but could not receive data.

### [2.1.6]

- Bug Fixes
  - Fixed driver MISRA build error and C++ build error in LPI2C\_MasterSend and LPI2C\_SlaveSend.
  - Reset FIFO in LPI2C Master Transfer functions to avoid any byte still remaining in FIFO during last transfer.
  - Fixed the issue that LPI2C\_MasterStop did not return the correct NAK status in the bus for second transfer to the non-existing slave address.

### [2.1.5]

- Bug Fixes
  - Extended the Driver IRQ handler to support LPI2C4.
  - Changed to use ARRAY\_SIZE(kLpi2cBases) instead of FEATURE\_COUNT to decide the array size for handle pointer array.

### [2.1.4]

- Bug Fixes
  - Fixed the LPI2C\_MasterTransferEDMA receive issue when LPI2C shared same request source with TX/RX DMA request. Previously, the API used scatter-gather method, which handled the command transfer first, then the linked TCD which was pre-set with the receive data transfer. The issue was that the TX DMA request and the RX DMA request were both enabled, so when the DMA finished the first command TCD transfer and handled the receive data TCD, the TX DMA request still happened due to empty TX FIFO. The result was that the RX DMA transfer would start without waiting on the expected RX DMA request.
  - Fixed the issue by enabling IntMajor interrupt for the command TCD and checking if there was a linked TCD to disable the TX DMA request in LPI2C\_MasterEDMACallback API.

### [2.1.3]

- Improvements
  - Added LPI2C\_WATI\_TIMEOUT macro to allow the user to specify the timeout times for waiting flags in functional API and blocking transfer API.
  - Added LPI2C\_MasterTransferBlocking API.

**[2.1.2]**

- Bug Fixes
  - In LPI2C\_SlaveTransferHandleIRQ, reset the slave status to idle when stop flag was detected.

**[2.1.1]**

- Bug Fixes
  - Disabled the auto-stop feature in eDMA driver. Previously, the auto-stop feature was enabled at transfer when transferring with stop flag. Since transfer was without stop flag and the auto-stop feature was enabled, when starting a new transfer with stop flag, the stop flag would be sent before the new transfer started, causing unsuccessful sending of the start flag, so the transfer could not start.
  - Changed default slave configuration with address stall false.

**[2.1.0]**

- Improvements
  - API name changed:
    - \* LPI2C\_MasterTransferCreateHandle -> LPI2C\_MasterCreateHandle.
    - \* LPI2C\_MasterTransferGetCount -> LPI2C\_MasterGetTransferCount.
    - \* LPI2C\_MasterTransferAbort -> LPI2C\_MasterAbortTransfer.
    - \* LPI2C\_MasterTransferHandleIRQ -> LPI2C\_MasterHandleInterrupt.
    - \* LPI2C\_SlaveTransferCreateHandle -> LPI2C\_SlaveCreateHandle.
    - \* LPI2C\_SlaveTransferGetCount -> LPI2C\_SlaveGetTransferCount.
    - \* LPI2C\_SlaveTransferAbort -> LPI2C\_SlaveAbortTransfer.
    - \* LPI2C\_SlaveTransferHandleIRQ -> LPI2C\_SlaveHandleInterrupt.

**[2.0.0]**

- Initial version.
- 

**LPI2C\_EDMA****[2.4.4]**

- Improvements
  - Added support for 2KB data transfer

**[2.4.3]**

- Improvements
  - Added support for separated IRQ handlers.

#### [2.4.2]

- Improvements
  - Add EDMA ext API to accommodate more types of EDMA.

#### [2.4.1]

- Refer LPI2C driver change log 2.0.0 to 2.4.1
- 

### LPSPI

#### [2.7.1]

- Bug Fixes
  - Workaround for errata ERR050607
  - Workaround for errata ERR010655

#### [2.7.0]

- New Feature
  - Added common IRQ handler entry LPSPI\_DriverIRQHandler.

#### [2.6.10]

- Improvements
  - Conditionally compile interrupt handling code to solve the problem of using this driver on CPU cores that do not support interrupts.

#### [2.6.9]

- Bug Fixes
  - Fixed reading of TCR register
  - Workaround for errata ERR050606

#### [2.6.8]

- Bug Fixes
  - Fixed build error when SPI\_RETRY\_TIMES is defined to non-zero value.

#### [2.6.7]

- Bug Fixes
  - Fixed the txData from void \* to const void \* in transmit API \_lpspi\_master\_handle and \_lpspi\_slave\_handle.

#### [2.6.6]

- Bug Fixes
  - Added LPSPI register init in LPSPI\_MasterInit incase of LPSPI register exist.

**[2.6.5]**

- Improvements
  - Introduced FSL\_FEATURE\_LPSPi\_HAS\_NO\_PCSCFG and FSL\_FEATURE\_LPSPi\_HAS\_NO\_MULTI\_WIDTH for conditional compile.
  - Release peripheral from reset if necessary in init function.

**[2.6.4]**

- Bug Fixes
  - Added LPSPi6\_DriverIRQHandler for LPSPi6 instance.

**[2.6.3]**

- Hot Fixes
  - Added macro switch in function LPSPi\_Enable about ERRATA051472.

**[2.6.2]**

- Bug Fixes
  - Disabled lpspi before LPSPi\_MasterSetBaudRate incase of LPSPi opened.

**[2.6.1]**

- Bug Fixes
  - Fixed return value while calling LPSPi\_WaitTxFifoEmpty in function LPSPi\_MasterTransferNonBlocking.

**[2.6.0]**

- Feature
  - Added the new feature of multi-IO SPI .

**[2.5.3]**

- Bug Fixes
  - Fixed 3-wire txmask of handle vaule reentrant issue.

**[2.5.2]**

- Bug Fixes
  - Workaround for errata ERR051588 by clearing FIFO after transmit underrun occurs.

**[2.5.1]**

- Bug Fixes
  - Workaround for errata ERR050456 by resetting the entire module using LPSPiIn\_CR[RST] bit.

#### [2.5.0]

- Bug Fixes
  - Workaround for errata ERR011097 to wait the TX FIFO to go empty when writing TCR register and TCR[TXMSK] value is 1.
  - Added API LPSPI\_WaitTxFifoEmpty for wait the txfifo to go empty.

#### [2.4.7]

- Bug Fixes
  - Fixed bug that the SR[REF] would assert if software disabled or enabled the LPSPI module in LPSPI\_Enable.

#### [2.4.6]

- Improvements
  - Moved the configuration of registers for the 3-wire lpspi mode to the LPSPI\_MasterInit and LPSPI\_SlaveInit function.

#### [2.4.5]

- Improvements
  - Improved LPSPI\_MasterTransferBlocking send performance when frame size is 1-byte.

#### [2.4.4]

- Bug Fixes
  - Fixed LPSPI\_MasterGetDefaultConfig incorrect default inter-transfer delay calculation.

#### [2.4.3]

- Bug Fixes
  - Fixed bug that the ISR response speed is too slow on some platforms, resulting in the first transmission of overflow, Set proper RX watermarks to reduce the ISR response times.

#### [2.4.2]

- Bug Fixes
  - Fixed bug that LPSPI\_MasterTransferBlocking will modify the parameter txbuff and rxbuff pointer.

#### [2.4.1]

- Bug Fixes
  - Fixed bug that LPSPI\_SlaveTransferNonBlocking can't detect RX error.

**[2.4.0]**

- Improvements
  - Split some functions, fixed CCM problem in file `fsl_lpspi.c`.

**[2.3.1]**

- Improvements
  - Initialized the EDMA configuration structure in the LPSPI EDMA driver.
- Bug Fixes
  - Fixed bug that function `LPSPI_MasterTransferBlocking` should return after the transfer complete flag is set to make sure the PCS is re-asserted.

**[2.3.0]**

- New Features
  - Supported the master configuration of sampling the input data using a delayed clock to improve slave setup time.

**[2.2.1]**

- Bug Fixes
  - Fixed bug in `LPSPI_SetPCSContinuous` when disabling PCS continuous mode.

**[2.2.0]**

- Bug Fixes
  - Fixed bug in 3-wire polling and interrupt transfer that the received data is not correct and the PCS continuous mode is not working.

**[2.1.0]**

- Improvements
  - Improved `LPSPI_SlaveTransferHandleIRQ` to fill up TX FIFO instead of write one data to TX register which improves the slave transmit performance.
  - Added new functional APIs `LPSPI_SelectTransferPCS` and `LPSPI_SetPCSContinuous` to support changing PCS selection and PCS continuous mode.
- Bug Fixes
  - Fixed bug in non-blocking and EDMA transfer APIs that `kStatus_InvalidArgument` is returned if user configures 3-wire mode and full-duplex transfer at the same time, but transfer state is already set to `kLPSPI_Busy` by mistake causing following transfer can not start.
  - Fixed bug when LPSPI slave using EDMA way to transfer, tx should be masked when tx data is null, otherwise in 3-wire mode which tx/rx use the same pin, the received data will be interfered.

#### [2.0.5]

- Improvements
  - Added timeout mechanism when waiting certain states in transfer driver.
- Bug Fixes
  - Fixed the bug that LPSPI can not transfer large data using EDMA.
  - Fixed MISRA 17.7 issues.
  - Fixed variable overflow issue introduced by MISRA fix.
  - Fixed issue that rxFifoMaxBytes should be calculated according to transfer width rather than FIFO width.
  - Fixed issue that completion flag was not cleared after transfer completed.

#### [2.0.4]

- Bug Fixes
  - Fixed in LPSPI\_MasterTransferBlocking that master rxfifo may overflow in stall condition.
  - Eliminated IAR Pa082 warnings.
  - Fixed MISRA issues.
    - \* Fixed rules 10.1, 10.3, 10.4, 10.6, 11.9, 14.2, 14.4, 15.7, 17.7.

#### [2.0.3]

- Bug Fixes
  - Removed LPSPI\_Reset from LPSPI\_MasterInit and LPSPI\_SlaveInit, because this API may glitch the slave select line. If needed, call this function manually.

#### [2.0.2]

- New Features
  - Added dummy data set up API to allow users to configure the dummy data to be transferred.
  - Enabled the 3-wire mode, SIN and SOUT pins can be configured as input/output pin.

#### [2.0.1]

- Bug Fixes
  - Fixed the bug that the clock source should be divided by the PRESCALE setting in LPSPI\_MasterSetDelayTimes function.
  - Fixed the bug that LPSPI\_MasterTransferBlocking function would hang in some corner cases.
- Optimization
  - Added #ifndef/#endif to allow user to change the default TX value at compile time.

**[2.0.0]**

- Initial version.
- 

**LPSPI\_EDMA****[2.4.6]**

- Improvements
  - Increased transmit FIFO watermark to ensure whole transmit FIFO will be used during data transfer.

**[2.4.5]**

- Bug Fixes
  - Fixed reading of TCR register
  - Workaround for errata ERR050606

**[2.4.4]**

- Improvements
  - Add EDMA ext API to accommodate more types of EDMA.

**[2.4.3]**

- Improvements
  - Supported 32K bytes transmit in DMA, improve the max datasize in LP-SPI\_MasterTransferEDMALite.

**[2.4.2]**

- Improvements
  - Added callback status in EDMA\_LpspiMasterCallback and EDMA\_LpspiSlaveCallback to check transferDone.

**[2.4.1]**

- Improvements
  - Add the TXMSK wait after TCR setting.

**[2.4.0]**

- Improvements
    - Separated LPSPI\_MasterTransferEDMA functions to LP-SPI\_MasterTransferPrepareEDMA and LPSPI\_MasterTransferEDMALite to optimize the process of transfer.
-

## LPUART

### [2.9.1]

- Bug Fixes
  - Fixed coverity issues.

### [2.9.0]

- New Feature
  - Added support for swap TXD and RXD pins.
  - Added common IRQ handler entry LPUART\_DriverIRQHandler.

### [2.8.3]

- Improvements
  - Conditionally compile interrupt handling code to solve the problem of using this driver on CPU cores that do not support interrupts.

### [2.8.2]

- Bug Fix
  - Fixed the bug that LPUART\_TransferEnable16Bit controlled by wrong feature macro.

### [2.8.1]

- Bug Fixes
  - Fixed issue for MISRA-2012 check.
    - \* Fixed rule-5.3, rule-5.8, rule-10.4, rule-11.3, rule-11.8.

### [2.8.0]

- Improvements
  - Added support of DATA register for 9bit or 10bit data transmit in write and read API. Such as: LPUART\_WriteBlocking16bit, LPUART\_ReadBlocking16bit, LPUART\_TransferEnable16Bit, LPUART\_WriteNonBlocking16bit, LPUART\_ReadNonBlocking16bit.

### [2.7.7]

- Bug Fixes
  - Fixed the bug that baud rate calculation overflow when srcClock\_Hz is 528MHz.

### [2.7.6]

- Bug Fixes
  - Fixed LPUART\_EnableInterrupts and LPUART\_DisableInterrupts bug that blocks if the LPUART address doesn't support exclusive access.

**[2.7.5]**

- Improvements
  - Release peripheral from reset if necessary in init function.

**[2.7.4]**

- Improvements
  - Added support for atomic register accessing in LPUART\_EnableInterrupts and LPUART\_DisableInterrupts.

**[2.7.3]**

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 15.7.

**[2.7.2]**

- Bug Fix
  - Fixed the bug that the OSR calculation error when lpuart init and lpuart set baud rate.

**[2.7.1]**

- Improvements
  - Added support for LPUART\_BASE\_PTRS\_NS in security mode in file fsl\_lpuart.c.

**[2.7.0]**

- Improvements
  - Split some functions, fixed CCM problem in file fsl\_lpuart.c.

**[2.6.0]**

- Bug Fixes
  - Fixed bug that when there are multiple lpuart instance, unable to support different ISR.

**[2.5.3]**

- Bug Fixes
  - Fixed comments by replacing unused status flags kLPUART\_NoiseErrorInRxDataRegFlag and kLPUART\_ParityErrorInRxDataRegFlag with kLPUART\_NoiseErrorFlag and kLPUART\_ParityErrorFlag.

**[2.5.2]**

- Bug Fixes
  - Fixed bug that when setting watermark for TX or RX FIFO, the value may exceed the maximum limit.
- Improvements
  - Added check in LPUART\_TransferDMAHandleIRQ and LPUART\_TransferEdmaHandleIRQ to ensure if user enables any interrupts other than transfer complete interrupt, the dma transfer is not terminated by mistake.

**[2.5.1]**

- Improvements
  - Use separate data for TX and RX in lpuart\_transfer\_t.
- Bug Fixes
  - Fixed bug that when ring buffer is used, if some data is received in ring buffer first before calling LPUART\_TransferReceiveNonBlocking, the received data count returned by LPUART\_TransferGetReceiveCount is wrong.

**[2.5.0]**

- Bug Fixes
  - Added missing interrupt enable masks kLPUART\_Match1InterruptEnable and kLPUART\_Match2InterruptEnable.
  - Fixed bug in LPUART\_EnableInterrupts, LPUART\_DisableInterrupts and LPUART\_GetEnabledInterrupts that the BAUD[LBKDIE] bit field should be soc specific.
  - Fixed bug in LPUART\_TransferHandleIRQ that idle line interrupt should be disabled when rx data size is zero.
  - Deleted unused status flags kLPUART\_NoiseErrorInRxDataRegFlag and kLPUART\_ParityErrorInRxDataRegFlag, since firstly their function are the same as kLPUART\_NoiseErrorFlag and kLPUART\_ParityErrorFlag, secondly to obtain them one data word must be read out thus interfering with the receiving process.
  - Fixed bug in LPUART\_GetStatusFlags that the STAT[LBKDIF], STAT[MA1F] and STAT[MA2F] should be soc specific.
  - Fixed bug in LPUART\_ClearStatusFlags that tx/rx FIFO is reset by mistake when clearing flags.
  - Fixed bug in LPUART\_TransferHandleIRQ that while clearing idle line flag the other bits should be masked in case other status bits be cleared by accident.
  - Fixed bug of race condition during LPUART transfer using transactional APIs, by disabling and re-enabling the global interrupt before and after critical operations on interrupt enable register.
  - Fixed DMA/eDMA transfer blocking issue by enabling tx idle interrupt after DMA/eDMA transmission finishes.
- New Features
  - Added APIs LPUART\_GetRxFifoCount/LPUART\_GetTxFifoCount to get rx/tx FIFO data count.
  - Added APIs LPUART\_SetRxFifoWatermark/LPUART\_SetTxFifoWatermark to set rx/tx FIFO water mark.

**[2.4.1]**

- Bug Fixes
  - Fixed MISRA advisory 17.7 issues.

**[2.4.0]**

- New Features
  - Added APIs to configure 9-bit data mode, set slave address and send address.

**[2.3.1]**

- Bug Fixes
  - Fixed MISRA advisory 15.5 issues.

**[2.3.0]**

- Improvements
  - Modified LPUART\_TransferHandleIRQ so that txState will be set to idle only when all data has been sent out to bus.
  - Modified LPUART\_TransferGetSendCount so that this API returns the real byte count that LPUART has sent out rather than the software buffer status.
  - Added timeout mechanism when waiting for certain states in transfer driver.

**[2.2.8]**

- Bug Fixes
  - Fixed issue for MISRA-2012 check.
    - \* Fixed rule-10.3, rule-14.4, rule-15.5.
  - Eliminated Pa082 warnings by assigning volatile variables to local variables and using local variables instead.
  - Fixed MISRA issues.
    - \* Fixed rules 10.1, 10.3, 10.4, 10.8, 14.4, 11.6, 17.7.
- Improvements
  - Added check for kLPUART\_TransmissionCompleteFlag in LPUART\_WriteBlocking, LPUART\_TransferHandleIRQ, LPUART\_TransferSendDMACallback and LPUART\_SendEDMACallback to ensure all the data would be sent out to bus.
  - Rounded up the calculated sbr value in LPUART\_SetBaudRate and LPUART\_Init to achieve more accurate baudrate setting. Changed osr from uint32\_t to uint8\_t since osr's biggest value is 31.
  - Modified LPUART\_ReadBlocking so that if more than one receiver errors occur, all status flags will be cleared and the most severe error status will be returned.

#### [2.2.7]

- Bug Fixes
  - Fixed issue for MISRA-2012 check.
    - \* Fixed rule-12.1, rule-17.7, rule-14.4, rule-13.3, rule-14.4, rule-10.4, rule-10.8, rule-10.3, rule-10.7, rule-10.1, rule-11.6, rule-13.5, rule-11.3, rule-13.2, rule-8.3.

#### [2.2.6]

- Bug Fixes
  - Fixed the issue of register's being in repeated reading status while dealing with the IRQ routine.

#### [2.2.5]

- Bug Fixes
  - Do not set or clear the TIE/RIE bits when using LPUART\_EnableTxDMA and LPUART\_EnableRxDMA.

#### [2.2.4]

- Improvements
  - Added hardware flow control function support.
  - Added idle-line-detecting feature in LPUART\_TransferNonBlocking function. If an idle line is detected, a callback is triggered with status `kStatus_LPUART_IdleLineDetected` returned. This feature may be useful when the received Bytes is less than the expected received data size. Before triggering the callback, data in the FIFO (if has FIFO) is read out, and no interrupt will be disabled, except for that the receive data size reaches 0.
  - Enabled the RX FIFO watermark function. With the idle-line-detecting feature enabled, users can set the watermark value to whatever you want (should be less than the RX FIFO size). Data is received and a callback will be triggered when data receive ends.

#### [2.2.3]

- Improvements
  - Changed parameter type in LPUART\_RTOS\_Init struct from `rtos_lpuart_config` to `lpuart_rtos_config_t`.
- Bug Fixes
  - Disabled LPUART receive interrupt instead of all NVICs when reading data from ring buffer. Otherwise when the ring buffer is used, receive nonblocking method will disable all NVICs to protect the ring buffer. This may has a negative effect on other IPs that are using the interrupt.

#### [2.2.2]

- Improvements
  - Added software reset feature support.
  - Added software reset API in LPUART\_Init.

**[2.2.1]**

- Improvements
  - Added separate RX/TX IRQ number support.

**[2.2.0]**

- Improvements
  - Added support of 7 data bits and MSB.

**[2.1.1]**

- Improvements
  - Removed unnecessary check of event flags and assert in LPUART\_RTOS\_Receive.
  - Added code to always wait for RX event flag in LPUART\_RTOS\_Receive.

**[2.1.0]**

- Improvements
    - Update transactional APIs.
- 

**LPUART\_EDMA**

**[2.4.0]**

- Refer LPUART driver change log 2.1.0 to 2.4.0
- 

**MC\_RGM**

**[2.1.0]**

- New Features
  - Added MC\_RGM\_DisableBidirectionalReset to make external reset pin not asserted on a given 'functional' reset event.
- Improvements
  - Remove redundant enum types.

**[2.0.0]**

- Initial version.
- 

**MCM**

**[2.2.0]**

- Improvements
    - Support platforms with less features.
-

### [2.1.0]

- Others
  - Remove byteID from `mcm_lmem_fault_attribute_t` for document update.

### [2.0.0]

- Initial version.
- 

## MSCM

### [2.0.0]

- Initial version.
- 

## PIT

### [2.2.0]

- Bug Fixes
  - According to ERR050763, `PIT_LDVAL_STAT` register is not reliable in dynamic load mode, so remove the status check in `PIT_SetRtiTimerPeriod` which added since 2.1.1.
  - Removed not used bit `PIT_RTI_TCTRL_CHN_MASK`.
- Improvements
  - Added more guide about get RTI load status in `PIT_SetRtiTimerPeriod`'s API comment.
  - Change `PIT_RTI_Deinit` to inline API.
  - Ensure PIT peripheral clock enabled in `PIT_RTI_Init`.
- New Features
  - Added `PIT_ClearRtiSyncStatus` API to clear the `RTI_LDVAL_STAT` register.

### [2.1.1]

- Bug Fixes
  - Enable PIT when using RTI to ensure RTI can work properly in debug mode.
- Improvements
  - Added status check in `PIT_SetRtiTimerPeriod` to ensure the load value is synchronized into the RTI clock domain.
  - Added note for `PIT_RTI_Init` to remind users wait RTI sync.

### [2.1.0]

- New Features
  - Support RTI (Real Time Interrupt) timer.

#### [2.0.5]

- Improvements
  - Support workaround for ERR007914. This workaround guarantee the write to MCR register is not ignored.

#### [2.0.4]

- Bug Fixes
  - Fixed PIT\_SetTimerPeriod implementation, the load value trigger should be PIT clock cycles minus 1.

#### [2.0.3]

- Bug Fixes
  - Clear all status bits for all channels to make sure the status of all TCTRL registers is clean.

#### [2.0.2]

- Bug Fixes
  - Fixed MISRA-2012 issues.
    - \* Rule 10.1.

#### [2.0.1]

- Bug Fixes
  - Cleared timer enable bit for all channels in function PIT\_Init() to make sure all channels stay in disable status before setting other configurations.
  - Fixed MISRA-2012 rules.
    - \* Rule 14.4, rule 10.4.

#### [2.0.0]

- Initial version.
- 
- 

## QSPI

#### [2.3.0]

- New Features
  - Applied the QSPI IP update with register field changes.
  - Added Soc specific driver to integrate Soc configuration.
- Changed
  - Updated the QSPI LUT update function to be compatible with different sequence unit.

- Added new feature macro `FSL_FEATURE_QSPI_HAS_SOC_SPECIFIC_CONFIG` which represents there're Soc specific QSPI configurations. Soc specific driver should cover these configurations. Previous Soc specific code in the common driver should be masked.

#### [2.2.5]

- Bug Fixes
  - Fixed the txData from void \* to const void \* in transmit API.

#### [2.2.4]

- Bug Fixes
  - Fixed violations of MISRA C-2012 rule 10.3.

#### [2.2.3]

- Bug Fixes
  - Cleared buffer generic configuration when do software reset.

#### [2.2.2]

- Bug Fixes
  - MISRA C-2012 issue fixed: rule 10.1 and 11.9.

#### [2.2.1]

- Bug Fixes
  - Fixed violations of MISRA C-2012 rule 10.1, 10.3, 10.4, 10.6, 10.8, 11.3, 11.6, 11.8, 11.9, 14.4, 16.1, 16.4, 17.7.

#### [2.2.0]

- New Features
  - Added new API `QSPI_ClearCache` to clear cache for new IP feature `FSL_FEATURE_QSPI_SOCCR_HAS_CLR_LPCAC`.
- Bug Fixes
  - Fixed the `QSPI_WriteBlocking` API programming issue for low watermark, caused by previous improvement change of using TX watermark signal to fill the TX FIFO. Reverted change to previous implementation to use TX FIFO full flag for filling the FIFO. Improved previous API by accessing TX data register directly.
  - Fixed the issue that `QSPI_SetIPCommandSize` incorrectly triggered a transaction.
  - Fixed clock divider accurate issue when using internal QSPI internal divider.
  - Fixed build fail issue for some devices' not supporting API `QSPI_SetDqsConfig` for DQS configuration.

**[2.1.0]**

- New Features
  - Added new API `QSPI_SetDqsConfig` for DQS configuration.
- Improvements
  - Updated the `QSPI_WriteBlocking` API to fill the TX FIFO once there are bytes of TX watermark room in the FIFO. This will improve the performance of filling TX FIFO when watermark is high.

**[2.0.2]**

- Improvements
  - New Macro function:
    - \* Added `QSPI_LUT_SEQ()` function for users to set LUT table easily.
    - \* Added LUT command macros for users to easy use.
  - Comment update:
    - \* Added the comments for the limitation of `QSPI_ReadBlocking` and `QSPI_TransferReceiveBlocking`.

**[2.0.1]**

- Improvements
  - New API:
    - \* `QSPI_SetReadArea` to set the read area.
- Bug Fixes
  - Fixed the issue that `QSPI_UpdateLUT` function only updated first LUT.
  - Fixed issue that some function that hardcode QSPI0 as base.

**[2.0.0]**

- Initial version.
- 

**QSPI\_EDMA****[2.2.4]**

- Changed
  - Compatible with new EDMA driver.

**[2.2.3]**

- Changed
  - Used instance array number to count the QSPI instead of feature macro.

[2.0.0]

- Initial version.
- 

RTC

[2.0.0]

- Initial version.
- 

SAR\_ADC

[2.3.0]

- New Feature
  - Added new feature macro a for compatibility with ADCs on some platforms where some instances do not support group3.

[2.2.0]

- New Feature
  - Added new features to compatible with new platforms.

[2.1.1]

- Improvement
  - Change ADC sample rate phase duration default value from 0x08 to 0x14.

[2.1.0]

- New Feature
  - Added ADC\_StopConvChain function to support stop scan in normal conversion scan operation mode.

[2.0.3]

- Bug Fixes
  - Fixed the array name usage error in function ADC\_GetInstance.

[2.0.2]

- Bug Fixes
  - Fixed MISRA issues.

[2.0.1]

- Bug Fixes
  - Fixed the bug that when calling function ADC\_EnableWdgThresholdInt() in function ADC\_SetAnalogWdgConfig(), the parameter was passed incorrectly.

**[2.0.0]**

- Initial version.
- 

**SEMA42**

**[2.1.0]**

- New Features
  - Added SEMA42\_BUSY\_POLL\_COUNT parameter to prevent infinite polling loops in SEMA42 operations.
  - Added timeout mechanism to all polling loops in SEMA42 driver code.
- Improvements
  - Updated SEMA42\_Lock function to return status\_t instead of void for better error handling.
  - Enhanced documentation to clarify timeout behavior and return values.

**[2.0.4]**

- Improvements
  - Release peripheral from reset if necessary in init function.

**[2.0.3]**

- Improvements
  - Changed to implement SEMA42\_Lock base on SEMA42\_TryLock.

**[2.0.2]**

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 17.7.

**[2.0.1]**

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.3, 10.4, 14.4, 18.1.

**[2.0.0]**

- Initial version.
- 
-

## STM

### [2.0.0]

- Initial version.
- 

## SWT

### [2.1.1]

- Improvements
  - Handle errata ERR052226: Toggling watchdog enable may cause unexpected timeout in some boundary conditions. Update `SWT_SetTimeoutValue()` update SWT with the watchdog keys to restart the counter value before setting a new timeout value.

### [2.1.0]

- Bug Fixes
  - Fixed CERT-C violations: CERT INT31-C, CERT INT30-C
- New Features
  - Added `SWT_Refresh()` API to automatically select a correct refresh service mode.

### [2.0.0]

- Initial version.
- 

## TEMPSENSE

### [2.0.0]

- Initial version.
- 

## TRGMUX

### [2.0.1]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 10.1, 10.3, 10.8.

### [2.0.0]

- Initial version.
-

## TSPC

### [2.0.0]

- Initial version.
- 

## VIRT\_WRAPPER

### [2.0.0]

- Initial version.
- 

## WKPU

### [2.0.0]

- Initial version.
- 

## XBIC

### [2.0.1]

- Bug Fixes
  - Add \_\_DSB() to avoid instruction optimization issue.

### [2.0.0]

- Initial version.
- 

## XRDC

### [2.0.7]

- Improvements
  - Handle errata ERR050593.

### [2.0.6]

- Improvements
  - Supported platforms which don't have XRDC clock gate control.

### [2.0.5]

- Bug Fixes
    - Fixed XRDC\_GetAndClearFirstSpecificDomainError potential array over index issue.
-

#### [2.0.4]

- Bug Fixes
  - Fixed violations of the MISRA C-2012 rules 3.1, 10.1, 10.3, 10.4, 10.6, 10.7, 10.8, 11.3, 12.2, 14.4, 17.7, 20.7.

#### [2.0.3]

- Improvements
  - Added necessary driver supports for K32H844P.
  - Added new APIs concerning new features of Exclusive Access Lock and programmable domain access flags configurations.

#### [2.0.2]

- Bug Fixes
  - Fixed wrong assert of assignIndex input check in the xRDC driver.
- Improvements
  - Added master input CPU/non-CPU check in XRDC\_SetNonProcessorDomainAssignment and XRDC\_SetProcessorDomainAssignment API.
  - Added necessary assert checks for several config inputs.

#### [2.0.1]

- Improvements
  - Changed reserved bit fields in the structs into unnamed-identifier bit fields.

#### [2.0.0]

- Initial version.
- 

## 1.6 Driver API Reference Manual

This section provides a link to the Driver API RM, detailing available drivers and their usage to help you integrate hardware efficiently.

[MCXE31B](#)

## 1.7 Middleware Documentation

Find links to detailed middleware documentation for key components. While not all onboard middleware is covered, this serves as a useful reference for configuration and development.

### 1.7.1 FreeRTOS

[FreeRTOS](#)

# Chapter 2

## MCXE31B

### 2.1 BCTU: BCTU Module

void BCTU\_GetDefaultConfig(*bctu\_config\_t* \*config)

Gets the default configuration for BCTU.

#### Parameters

- config – Pointer to BCTU configuration structure.

void BCTU\_Init(BCTU\_Type \*base, const *bctu\_config\_t* \*config)

Initializes the BCTU.

#### Parameters

- base – BCTU peripheral base address.
- config – Pointer to BCTU configuration structure.

void BCTU\_Deinit(BCTU\_Type \*base)

Deinitializes the BCTU.

#### Parameters

- base – BCTU peripheral base address.

void BCTU\_SetConvListConfig(BCTU\_Type \*base, const *bctu\_convlist\_config\_t* \*config, uint8\_t convListIndex)

BCTU conversion list configuration.

#### Parameters

- base – BCTU peripheral base address.
- config – Pointer to BCTU conversion list configuration structure.
- convListIndex – conversion list index.

static inline void BCTU\_AssertSoftwareReset(BCTU\_Type \*base, bool enable)

Assert/Deassert BCTU software reset.

#### Parameters

- base – BCTU peripheral base address.
- enable – Indicates whether to assert or deassert BCTU software reset.
  - **true** Assert BCTU software reset.
  - **false** Deassert BCTU software reset.

static inline void BCTU\_EnableModule(BCTU\_Type \*base, bool enable)  
Enable/Disable BCTU.

**Parameters**

- base – BCTU peripheral base address.
- enable – Indicates whether to enable or disable the BCTU module.
  - **true** Enable BCTU module.
  - **false** Disable BCTU module.

static inline void BCTU\_EnableDmaTrans(BCTU\_Type \*base, enum *\_bctu\_trig\_adc* instance, bool enable)

Enable/Disable DMA operation when new data is available in data result register.

**Parameters**

- base – BCTU peripheral base address.
- instance – ADC instance *\_bctu\_trig\_adc*.
- enable – Indicates whether to enable or disable the DMA operation.
  - **true** Enable the DMA operation.
  - **false** Disable the DMA operation.

static inline void BCTU\_EnableInt(BCTU\_Type \*base, uint32\_t mask, bool enable)  
Enable/Disable BCTU interrupts.

**Parameters**

- base – BCTU peripheral base address.
- mask – BCTU interrupt mask, *\_bctu\_int*.
- enable – Indicates whether to enable or disable the data interrupt.
  - **true** Enable interrupt.
  - **false** Disable interrupt.

static inline uint32\_t BCTU\_GetStatusFlags(BCTU\_Type \*base)  
Get BCTU status flags.

**Parameters**

- base – BCTU peripheral base address, *\_bctu\_status\_flags*.

**Returns**

BCTU status flags, *\_bctu\_status\_flags*.

static inline void BCTU\_ClearStatusFlags(BCTU\_Type \*base, uint32\_t mask)  
Clear BCTU status flags.

**Parameters**

- base – BCTU peripheral base address.
- mask – Mask value for flags to be cleared, refer *\_bctu\_status\_flags*.

void BCTU\_SetTrigConfig(BCTU\_Type \*base, const *bctu\_trig\_config\_t* \*config)  
BCTU trigger configuration.

**Parameters**

- base – BCTU peripheral base address.
- config – Pointer to BCTU trigger configuration structure.

```
static inline void BCTU_EnableGlobalTrig(BCTU_Type *base, bool enable)
    Enable/Disable global trigger.
```

#### Parameters

- base – BCTU peripheral base address.
- enable – Indicates whether to enable or disable the global trigger.
  - **true** Enable global trigger.
  - **false** Disable global trigger.

```
static inline void BCTU_EnableHardwareTrig(BCTU_Type *base, enum _bctu_trig_source
    trigIndex, bool enable)
```

Enable BCTU hardware trigger.

#### Parameters

- base – BCTU peripheral base address.
- trigIndex – Trigger index, `_bctu_trig_source`
- enable – Indicates whether to enable or disable the hardware trigger.
  - **true** Enable hardware trigger.
  - **false** Disable hardware trigger.

```
static inline void BCTU_EnableSoftwareTrig(BCTU_Type *base, bctu_trig_group_t trigGroup,
    uint32_t trigMask)
```

Enable BCTU software trigger.

#### Parameters

- base – BCTU peripheral base address.
- trigGroup – Trigger group, `bctu_trig_group_t`
- trigMask – Trigger mask, `_bctu_trig_mask`

```
static inline void BCTU_GetFifoResult(BCTU_Type *base, bctu_fifo_t fifoIndex, bctu_fifo_res_t
    *result)
```

Get BCTU FIFO result data.

#### Parameters

- base – BCTU peripheral base address.
- fifoIndex – FIFO index `bctu_fifo_t`.
- result – Structure to obtain BCTU FIFO result, `bctu_fifo_res_t`.

```
static inline void BCTU_SetFifoWaterMark(BCTU_Type *base, bctu_fifo_t fifoIndex, uint8_t
    watermark)
```

Set BCTU FIFO watermark.

#### Parameters

- base – BCTU peripheral base address.
- fifoIndex – Fifo index `bctu_fifo_t`.
- watermark – FIFO watermark.

```
static inline void BCTU_EnableFifoDma(BCTU_Type *base, bctu_fifo_t fifoIndex, bool enable)
    Enable/Disable FIFO DMA transfer.
```

#### Parameters

- base – BCTU peripheral base address.

- `fifoIndex` – FIFO index `bctu_fifo_t`.
- `enable` – Indicates whether to enable or disable the FIFO DMA transfer.
  - **true** Enable the FIFO DMA transfer.
  - **false** Disable the FIFO DMA transfer.

static inline void BCTU\_EnableFifoInt(BCTU\_Type \*base, uint32\_t mask, bool enable)  
Enable/Disable FIFO interrupt.

#### Parameters

- `base` – BCTU peripheral base address.
- `mask` – BCTU FIFO interrupt mask, `_bctu_fifo_int`.
- `enable` – Indicates whether to enable or disable the FIFO interrupt.
  - **true** Enable the FIFO interrupt.
  - **false** Disable the FIFO interrupt.

static inline uint32\_t BCTU\_GetFifoStatusFlags(BCTU\_Type \*base)  
Get BCTU FIFO status flag.

#### Parameters

- `base` – BCTU peripheral base address.

#### Returns

FIFO status flags, `_bctu_fifo_status_flags`.

static inline void BCTU\_ClearFifoStatusFlags(BCTU\_Type \*base, uint32\_t mask)  
Clear BCTU status flags.

#### Parameters

- `base` – BCTU peripheral base address.
- `mask` – Mask value for flags to be cleared, refer `_bctu_fifo_status_flags`.

static inline bool BCTU\_GetFifoFullFlag(BCTU\_Type \*base, *bctu\_fifo\_t* fifoIndex)  
Get BCTU FIFO full flag.

#### Parameters

- `base` – BCTU peripheral base address.
- `fifoIndex` – FIFO index `bctu_fifo_t`.

#### Returns

FIFO full flag.

- **true** FIFO full.
- **false** FIFO not full.

static inline uint8\_t BCTU\_GetFifoCounter(BCTU\_Type \*base, *bctu\_fifo\_t* fifoIndex)  
Get BCTU FIFO counter.

#### Parameters

- `base` – BCTU peripheral base address.
- `fifoIndex` – FIFO index `bctu_fifo_t`.

#### Returns

FIFO counter.

```
static inline void BCTU_GetConvResult(BCTU_Type *base, enum_bctu_trig_adc instance,
                                     bctu_adc_conv_result_t *result)
```

Get ADC conversion result.

#### Parameters

- `base` – BCTU peripheral base address.
- `instance` – ADC instance `_bctu_trig_adc`.
- `result` – Structure to obtain ADC conversion result, `bctu_adc_conv_result_t`.

```
FSL_BCTU_DRIVER_VERSION
```

BCTU driver version 2.1.0.

```
enum_bctu_int
```

BCTU interrupt mask.

*Values:*

```
enumerator kBCTU_NewDataInt_0
```

Enables an interrupt request when BCTU writes a new conversion result to ADC data register 0.

```
enumerator kBCTU_NewDataInt_1
```

Enables an interrupt request when BCTU writes a new conversion result to ADC data register 1.

```
enumerator kBCTU_ConvListInt
```

Enables an interrupt request for the last conversion in a conversion list.

```
enumerator kBCTU_TrigIn
```

Enables an interrupt request on a trigger flag.

```
enum_bctu_status_flags
```

BCTU status flags.

*Values:*

```
enumerator kBCTU_NewData_0_Ready
```

Indicates that new conversion data is available in ADC data register 0.

```
enumerator kBCTU_NewData_1_Ready
```

Indicates that new conversion data is available in ADC data register 1.

```
enumerator kBCTU_NewData_0_OverWrite
```

Indicates that the data in ADC data register 0 has been overwritten with new data.

```
enumerator kBCTU_NewData_1_OverWrite
```

Indicates that the data in ADC data register 1 has been overwritten with new data.

```
enumerator kBCTU_ConvList_0_LastConvExecuted
```

Indicates that ADC0 has executed the last conversion in a conversion list.

```
enumerator kBCTU_ConvList_1_LastConvExecuted
```

Indicates that ADC1 has executed the last conversion in a conversion list.

```
enumerator kBCTU_Trig
```

Indicates at least one ADC was triggered.

```
enum_bctu_fifo_int
```

BCTU FIFO Interrupt mask.

*Values:*

enumerator kBCTU\_Fifo\_1\_Int

Enables FIFO1 interrupt.

enumerator kBCTU\_Fifo\_2\_Int

Enables FIFO2 interrupt.

enum \_bctu\_fifo\_status\_flags

BCTU FIFO status flags.

*Values:*

enumerator kBCTU\_Fifo\_1\_Int

Indicates the number of active entries in FIFO1 exceeds the watermark level.

enumerator kBCTU\_Fifo\_2\_Int

Indicates the number of active entries in FIFO2 exceeds the watermark level.

enumerator kBCTU\_Fifo\_1\_OverRun

Indicates you have attempted to write to full FIFO1.

enumerator kBCTU\_Fifo\_2\_OverRun

Indicates you have attempted to write to full FIFO2.

enumerator kBCTU\_Fifo\_1\_UnderRun

Indicates you have attempted to read from empty FIFO1.

enumerator kBCTU\_Fifo\_2\_UnderRun

Indicates you have attempted to read from empty FIFO2.

enum \_bctu\_trig\_adc

BCTU trigger ADCn to convert.

*Values:*

enumerator kBCTU\_TrigAdc\_0

Trigger ADC 0 to convert.

enumerator kBCTU\_TrigAdc\_1

Trigger ADC 1 to convert.

enum \_bctu\_trig\_mask

BCTU software trigger mask.

*Values:*

enumerator kBCTU\_TrigMask\_0

Trigger mask 0.

enumerator kBCTU\_TrigMask\_1

Trigger mask 1.

enumerator kBCTU\_TrigMask\_2

Trigger mask 2.

enumerator kBCTU\_TrigMask\_3

Trigger mask 3.

enumerator kBCTU\_TrigMask\_4

Trigger mask 4.

enumerator kBCTU\_TrigMask\_5

Trigger mask 5.

enumerator kBCTU\_TrigMask\_6  
Trigger mask 6.

enumerator kBCTU\_TrigMask\_7  
Trigger mask 7.

enumerator kBCTU\_TrigMask\_8  
Trigger mask 8.

enumerator kBCTU\_TrigMask\_9  
Trigger mask 9.

enumerator kBCTU\_TrigMask\_10  
Trigger mask 10.

enumerator kBCTU\_TrigMask\_11  
Trigger mask 11.

enumerator kBCTU\_TrigMask\_12  
Trigger mask 12.

enumerator kBCTU\_TrigMask\_13  
Trigger mask 13.

enumerator kBCTU\_TrigMask\_14  
Trigger mask 14.

enumerator kBCTU\_TrigMask\_15  
Trigger mask 15.

enumerator kBCTU\_TrigMask\_16  
Trigger mask 16.

enumerator kBCTU\_TrigMask\_17  
Trigger mask 17.

enumerator kBCTU\_TrigMask\_18  
Trigger mask 18.

enumerator kBCTU\_TrigMask\_19  
Trigger mask 19.

enumerator kBCTU\_TrigMask\_20  
Trigger mask 20.

enumerator kBCTU\_TrigMask\_21  
Trigger mask 21.

enumerator kBCTU\_TrigMask\_22  
Trigger mask 22.

enumerator kBCTU\_TrigMask\_23  
Trigger mask 23.

enumerator kBCTU\_TrigMask\_24  
Trigger mask 24.

enumerator kBCTU\_TrigMask\_25  
Trigger mask 25.

enumerator kBCTU\_TrigMask\_26  
Trigger mask 26.

enumerator kBCTU\_TrigMask\_27  
Trigger mask 27.

enumerator kBCTU\_TrigMask\_28  
Trigger mask 28.

enumerator kBCTU\_TrigMask\_29  
Trigger mask 29.

enumerator kBCTU\_TrigMask\_30  
Trigger mask 30.

enumerator kBCTU\_TrigMask\_31  
Trigger mask 31.

enum \_bctu\_trig\_group  
BCTU software trigger group.

*Values:*

enumerator kBCTU\_TrigGroup\_0  
Trigger group 0.

enumerator kBCTU\_TrigGroup\_1  
Trigger group 1.

enum \_bctu\_fifo  
BCTU FIFO index.

*Values:*

enumerator kBCTU\_Fifo\_1  
FIFO1

enumerator kBCTU\_Fifo\_2  
FIFO2

enum \_bctu\_adc\_data\_dest  
The destination for storing the conversion results.

*Values:*

enumerator kBCTU\_DataDest\_AdcReg  
ADC-specific data registers.

enumerator kBCTU\_DataDest\_Fifo1  
FIFO1.

enumerator kBCTU\_DataDest\_Fifo2  
FIFO2.

enum \_bctu\_trig\_conv\_type  
BCTU trigger conversion type.

*Values:*

enumerator kBCTU\_TrigRes\_SingleConv  
Single conversion.

enumerator kBCTU\_TrigRes\_ConvList  
Conversion list conversions.

```

enum _bctu_write_protect
    Controls the protection of write-protected registers.
    Values:
    enumerator kBCTU_ProtectEn
        Enable protection.
    enumerator kBCTU_ProtectDis_OneWriteCycle
        Disable protection for one write cycle.
    enumerator kBCTU_ProtectDis_Permanent
        Disable protection permanently.
typedef enum _bctu_trig_group bctu_trig_group_t
    BCTU software trigger group.
typedef enum _bctu_fifo bctu_fifo_t
    BCTU FIFO index.
typedef enum _bctu_adc_data_dest bctu_adc_data_dest_t
    The destination for storing the conversion results.
typedef enum _bctu_trig_conv_type bctu_trig_conv_type_t
    BCTU trigger conversion type.
typedef enum _bctu_write_protect bctu_write_protect_t
    Controls the protection of write-protected registers.
typedef struct _bctu_config bctu_config_t
    BCTU configuration.
typedef struct _bctu_trig_config bctu_trig_config_t
    BCTU trigger configuration.
typedef struct _bctu_convlist_config bctu_convlist_config_t
    BCTU conversion list configuration.
typedef struct _bctu_adc_conv_result bctu_adc_conv_result_t
    ADC conversion result.
typedef struct _bctu_fifo_res bctu_fifo_res_t
    BCTU fifo result.
struct _bctu_config
    #include <fsl_bctu.h> BCTU configuration.

```

### Public Members

```

bool debugFreezeEn
    Disables all hardware trigger inputs but leaves the software trigger enabled. Debug Freeze isolates BCTU from external triggers and allows you to manually trigger a conversion and read the conversion result.
    bctu_write_protect_t writeProtect
        Specify the write protect mode.
struct _bctu_trig_config
    #include <fsl_bctu.h> BCTU trigger configuration.

```

### Public Members

`bool enableLoop`

Decides whether to enable current trigger executes in a loop.

`uint8_t chanAddr`

Sets ADC channel or a conversion list address.

`uint8_t trigIndex`

Specify trigger index. For hardware trigger, please use the member of enumeration `@_bctu_trig_source`. For software trigger, please specify a value directly and make sure that the value is within the allowed range. Generally speaking, the number of software triggers is the same as the number of hardware triggers.

`uint32_t targetAdc`

Sets which ADCs for conversion, `_bctu_trig_adc`.

`bctu_trig_conv_type_t trigRes`

Specify the trigger resolution.

`bctu_adc_data_dest_t dataDest`

Specify the destination for storing the conversion results.

`struct _bctu_convlist_config`

*#include <fsl\_bctu.h>* BCTU conversion list configuration.

### Public Members

`bool lastChan`

Specifies this element as the last channel in the conversion list.

`bool lastChanPlusOne`

Specifies this element as the next-to-last channel in the conversion list.

`bool waitTrig`

Instructs conversion list execution to stop after executing the current ADC channel. Execution begins again when the same trigger, which started the conversion list, reoccurs.

`bool waitTrigPlusOne`

Next Channel Wait For Trigger Plus 1.

`uint8_t adcChan`

Specifies the ADC channel to use.

`uint8_t adcChanPlusOne`

ADC Channel Selection Plus 1.

`struct _bctu_adc_conv_result`

*#include <fsl\_bctu.h>* ADC conversion result.

### Public Members

`bool trigConvType`

Indicates whether the conversion was part of a conversion list (0x1U) or a single conversion trigger (0x0U).

`bool lastConv`

For conversion list conversions, indicates this conversion result is the last conversion of the conversion list.

uint8\_t trigSrc  
Contains the trigger number used to trigger the conversion.

uint8\_t chanNum  
Contains the ADC channel used for the conversion.

uint16\_t data  
Contains the data from the conversion.

struct \_bctu\_fifo\_res  
*#include <fsl\_bctu.h>* BCTU fifo result.

### Public Members

uint8\_t trigSrc  
Indicates the trigger number used to trigger the conversion..

uint8\_t chanNum  
Indicates the ADC channel used for the conversion.

uint8\_t adcNum  
Indicates the ADC used for conversion.

uint16\_t convRes  
Contains the data from the conversion.

## 2.2 CACHE: ARMV7-M7 CACHE Memory Controller

static inline void L1CACHE\_EnableICache(void)  
Enables cortex-m7 L1 instruction cache.

static inline void L1CACHE\_DisableICache(void)  
Disables cortex-m7 L1 instruction cache.

static inline void L1CACHE\_InvalidateICache(void)  
Invalidate cortex-m7 L1 instruction cache.

void L1CACHE\_InvalidateICacheByRange(uint32\_t address, uint32\_t size\_byte)  
Invalidate cortex-m7 L1 instruction cache by range.

---

**Note:** The start address and size\_byte should be 32-byte(FSL\_FEATURE\_L1ICACHE\_LINESIZE\_BYTE) aligned. The startAddr here will be forced to align to L1 I-cache line size if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

---

### Parameters

- address – The start address of the memory to be invalidated.
- size\_byte – The memory size.

static inline void L1CACHE\_EnableDCache(void)  
Enables cortex-m7 L1 data cache.

static inline void L1CACHE\_DisableDCache(void)  
Disables cortex-m7 L1 data cache.

static inline void L1CACHE\_InvalidateDCache(void)

Invalidates cortex-m7 L1 data cache.

static inline void L1CACHE\_CleanDCache(void)

Cleans cortex-m7 L1 data cache.

static inline void L1CACHE\_CleanInvalidateDCache(void)

Cleans and Invalidates cortex-m7 L1 data cache.

static inline void L1CACHE\_InvalidateDCacheByRange(uint32\_t address, uint32\_t size\_byte)

Invalidates cortex-m7 L1 data cache by range.

---

**Note:** The start address and size\_byte should be 32-byte(FSL\_FEATURE\_L1DCACHE\_LINESIZE\_BYTE) aligned. The startAddr here will be forced to align to L1 D-cache line size if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

---

#### Parameters

- address – The start address of the memory to be invalidated.
- size\_byte – The memory size.

static inline void L1CACHE\_CleanDCacheByRange(uint32\_t address, uint32\_t size\_byte)

Cleans cortex-m7 L1 data cache by range.

---

**Note:** The start address and size\_byte should be 32-byte(FSL\_FEATURE\_L1DCACHE\_LINESIZE\_BYTE) aligned. The startAddr here will be forced to align to L1 D-cache line size if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

---

#### Parameters

- address – The start address of the memory to be cleaned.
- size\_byte – The memory size.

static inline void L1CACHE\_CleanInvalidateDCacheByRange(uint32\_t address, uint32\_t  
size\_byte)

Cleans and Invalidates cortex-m7 L1 data cache by range.

---

**Note:** The start address and size\_byte should be 32-byte(FSL\_FEATURE\_L1DCACHE\_LINESIZE\_BYTE) aligned. The startAddr here will be forced to align to L1 D-cache line size if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

---

#### Parameters

- address – The start address of the memory to be clean and invalidated.
- size\_byte – The memory size.

`void ICACHE_InvalidateByRange(uint32_t address, uint32_t size_byte)`

Invalidates all instruction caches by range.

Both cortex-m7 L1 cache line and L2 PL310 cache line length is 32-byte.

---

**Note:** address and size should be aligned to cache line size 32-Byte due to the cache operation unit is one cache line. The startAddr here will be forced to align to the cache line size if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

---

#### Parameters

- address – The physical address.
- size\_byte – size of the memory to be invalidated.

`void DCACHE_InvalidateByRange(uint32_t address, uint32_t size_byte)`

Invalidates all data caches by range.

Both cortex-m7 L1 cache line and L2 PL310 cache line length is 32-byte.

---

**Note:** address and size should be aligned to cache line size 32-Byte due to the cache operation unit is one cache line. The startAddr here will be forced to align to the cache line size if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

---

#### Parameters

- address – The physical address.
- size\_byte – size of the memory to be invalidated.

`void DCACHE_CleanByRange(uint32_t address, uint32_t size_byte)`

Cleans all data caches by range.

Both cortex-m7 L1 cache line and L2 PL310 cache line length is 32-byte.

---

**Note:** address and size should be aligned to cache line size 32-Byte due to the cache operation unit is one cache line. The startAddr here will be forced to align to the cache line size if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

---

#### Parameters

- address – The physical address.
- size\_byte – size of the memory to be cleaned.

`void DCACHE_CleanInvalidateByRange(uint32_t address, uint32_t size_byte)`

Cleans and Invalidates all data caches by range.

Both cortex-m7 L1 cache line and L2 PL310 cache line length is 32-byte.

---

**Note:** address and size should be aligned to cache line size 32-Byte due to the cache operation unit is one cache line. The startAddr here will be forced to align to the cache line size if startAddr is not aligned. For the size\_byte, application should make sure the alignment or make sure the right operation order if the size\_byte is not aligned.

---

### Parameters

- address – The physical address.
- size\_byte – size of the memory to be cleaned and invalidated.

FSL\_CACHE\_DRIVER\_VERSION  
cache driver version 2.0.4.

## 2.3 Clock Driver

enum \_clock\_ip\_name

Clock gate name used for CLOCK\_EnableClock/CLOCK\_DisableClock.

*Values:*

enumerator kCLOCK\_IpInvalid

Invalid Ip Name.

enumerator kCLOCK\_Trgmux

Trigger Multiplexing Control (PRTN0\_COFB1)

enumerator kCLOCK\_Bctu

Body Cross Triggering Unit (PRTN0\_COFB1)

enumerator kCLOCK\_Emios0

EMIOS 0 (PRTN0\_COFB1)

enumerator kCLOCK\_Emios1

EMIOS 1 (PRTN0\_COFB1)

enumerator kCLOCK\_Lcu0

Logic Control Unit 0 (PRTN0\_COFB1)

enumerator kCLOCK\_Lcu1

Logic Control Unit 1 (PRTN0\_COFB1)

enumerator kCLOCK\_Adc0

Analog-to-digital converter 0 (PRTN0\_COFB1)

enumerator kCLOCK\_Adc1

Analog-to-digital converter 1 (PRTN0\_COFB1)

enumerator kCLOCK\_Pit0

Programmable Interrupt Timer 0 (PRTN0\_COFB1)

enumerator kCLOCK\_Pit1

Programmable Interrupt Timer 1 (PRTN0\_COFB1)

enumerator kCLOCK\_Edma

EDMA control & status (MP\_CSR; MP\_ES; MP\_HRS) (PRTN1\_COFB0)

enumerator kCLOCK\_Tcd0

EDMA transfer control descriptor 0 (PRTN1\_COFB0)

enumerator kCLOCK\_Tcd1

EDMA transfer control descriptor 1 (PRTN1\_COFB0)

enumerator kCLOCK\_Tcd2

EDMA transfer control descriptor 2 (PRTN1\_COFB0)

enumerator kCLOCK\_Tcd3  
EDMA transfer control descriptor 3 (PRTN1\_COFB0)

enumerator kCLOCK\_Tcd4  
EDMA transfer control descriptor 4 (PRTN1\_COFB0)

enumerator kCLOCK\_Tcd5  
EDMA transfer control descriptor 5 (PRTN1\_COFB0)

enumerator kCLOCK\_Tcd6  
EDMA transfer control descriptor 6 (PRTN1\_COFB0)

enumerator kCLOCK\_Tcd7  
EDMA transfer control descriptor 7 (PRTN1\_COFB0)

enumerator kCLOCK\_Tcd8  
EDMA transfer control descriptor 8 (PRTN1\_COFB0)

enumerator kCLOCK\_Tcd9  
EDMA transfer control descriptor 9 (PRTN1\_COFB0)

enumerator kCLOCK\_Tcd10  
EDMA transfer control descriptor 10 (PRTN1\_COFB0)

enumerator kCLOCK\_Tcd11  
EDMA transfer control descriptor 11 (PRTN1\_COFB0)

enumerator kCLOCK\_Sda  
SDA-AP (PRTN1\_COFB0)

enumerator kCLOCK\_Eim  
EIM (PRTN1\_COFB0)

enumerator kCLOCK\_Erm  
ERM (PRTN1\_COFB0)

enumerator kCLOCK\_Mscm  
MSCM (PRTN1\_COFB0)

enumerator kCLOCK\_Swt0  
Software Watchdog 0 (PRTN1\_COFB0)

enumerator kCLOCK\_Stm0  
System Timer Module 0 (PRTN1\_COFB0)

enumerator kCLOCK\_Intm  
Interrupt Monitor (PRTN1\_COFB0)

enumerator kCLOCK\_Dmamux0  
DMA Channel Multiplexer 0 (PRTN1\_COFB1)

enumerator kCLOCK\_Dmamux1  
DMA Channel Multiplexer 1 (PRTN1\_COFB1)

enumerator kCLOCK\_Rtc  
Real-time clock (PRTN1\_COFB1)

enumerator kCLOCK\_Vwrap  
SIUL2\_VIRTWRAPPER (PRTN1\_COFB1)

enumerator kCLOCK\_Wkup  
Wakeup Unit (PRTN1\_COFB1)

enumerator kCLOCK\_Cmu05  
CMU 0-5 (PRTN1\_COFB1)

enumerator kCLOCK\_Tspc  
Touch Sensing Coupling Controller (PRTN1\_COFB1)

enumerator kCLOCK\_Sxosc  
32 kHz Slow External Crystal Oscillator (PRTN1\_COFB1)

enumerator kCLOCK\_Fxosc  
8-40 MHz Fast External Crystal Oscillator (PRTN1\_COFB1)

enumerator kCLOCK\_Pll  
Frequency Modulated Phase-Locked Loop (PRTN1\_COFB1)

enumerator kCLOCK\_Flexcan0  
FlexCAN 0 (PRTN1\_COFB2)

enumerator kCLOCK\_Flexcan1  
FlexCAN 1 (PRTN1\_COFB2)

enumerator kCLOCK\_Flexcan2  
FlexCAN 2 (PRTN1\_COFB2)

enumerator kCLOCK\_Flexcan3  
FlexCAN 3 (PRTN1\_COFB2)

enumerator kCLOCK\_Flexcan4  
FlexCAN 4 (PRTN1\_COFB2)

enumerator kCLOCK\_Flexcan5  
FlexCAN 5 (PRTN1\_COFB2)

enumerator kCLOCK\_Flexio  
Flexible IO (PRTN1\_COFB2)

enumerator kCLOCK\_Lpuart0  
Low Power UART 0 (PRTN1\_COFB2)

enumerator kCLOCK\_Lpuart1  
Low Power UART 1 (PRTN1\_COFB2)

enumerator kCLOCK\_Lpuart2  
Low Power UART 2 (PRTN1\_COFB2)

enumerator kCLOCK\_Lpuart3  
Low Power UART 3 (PRTN1\_COFB2)

enumerator kCLOCK\_Lpi2c0  
Low Power I2C 0 (PRTN1\_COFB2)

enumerator kCLOCK\_Lpi2c1  
Low Power I2C 1 (PRTN1\_COFB2)

enumerator kCLOCK\_Lpspi0  
Low Power SPI 0 (PRTN1\_COFB2)

enumerator kCLOCK\_Lpspi1  
Low Power SPI 1 (PRTN1\_COFB2)

enumerator kCLOCK\_Lpspi2  
Low Power SPI 2 (PRTN1\_COFB2)

enumerator kCLOCK\_Lpspi3  
 Low Power SPI 3 (PRTN1\_COFB2)

enumerator kCLOCK\_Sai0  
 Synchronous Audio Interface 0 (PRTN1\_COFB2)

enumerator kCLOCK\_Lpcmp0  
 Low Power CMP 0 (PRTN1\_COFB2)

enumerator kCLOCK\_TempSensor  
 TMU Temperature Sensor Unit (PRTN1\_COFB2)

enumerator kCLOCK\_Crc0  
 CRC (PRTN1\_COFB3)

enum \_clock\_div\_name

Clock dividers.

*Values:*

enumerator kCLOCK\_DivCoreClk  
 CLOCK MUX0, divider control 0.

enumerator kCLOCK\_DivAipsPlatClk  
 CLOCK MUX0, divider control 1.

enumerator kCLOCK\_DivAipsSlowClk  
 CLOCK MUX0, divider control 2.

enumerator kCLOCK\_DivHseClk  
 CLOCK MUX0, divider control 3.

enumerator kCLOCK\_DivDcmClk  
 CLOCK MUX0, divider control 4.

enumerator kCLOCK\_DivStm0Clk  
 CLOCK MUX1, divider control 0.

enumerator kCLOCK\_DivStm1Clk  
 CLOCK MUX2, divider control 0.

enumerator kCLOCK\_DivFlexcan012PeClk  
 CLOCK MUX3, divider control 0.

enumerator kCLOCK\_DivFlexcan345PeClk  
 CLOCK MUX4, divider control 0.

enumerator kCLOCK\_DivClkoutStandbyClk  
 CLOCK MUX5, divider control 0.

enumerator kCLOCK\_DivClkoutRunClk  
 CLOCK MUX6, divider control 0.

enumerator kCLOCK\_DivTraceClk  
 CLOCK MUX11, divider control 0.

enum \_clock\_attach\_id

The enumerator of clock attach Id.

*Values:*

enumerator kFIRC\_CLK\_to\_MUX0  
 Select FIRC as CLOCK MUX0 clock source.

enumerator kPLL\_PHI0\_CLK\_to\_MUX0  
Select PLL\_PHI0\_CLK as CLOCK\_MUX0 clock source.

enumerator kFIRC\_CLK\_to\_STM0  
Select FIRC as STM0 clock source.

enumerator kFXOSC\_CLK\_to\_STM0  
Select FXOSC as STM0 clock source.

enumerator kAIPS\_PLAT\_CLK\_to\_STM0  
Select AIPS\_PLAT\_CLK as STM0 clock source.

enumerator kFIRC\_CLK\_to\_STM1  
Select FIRC as STM1 clock source.

enumerator kFXOSC\_CLK\_to\_STM1  
Select FXOSC as STM1 clock source.

enumerator kAIPS\_PLAT\_CLK\_to\_STM1  
Select AIPS\_PLAT\_CLK as STM1 clock source.

enumerator kFIRC\_CLK\_to\_FLEXCAN012\_PE  
Select FIRC as FLEXCAN0,1,2\_PE clock source.

enumerator kFXOSC\_CLK\_to\_FLEXCAN012\_PE  
Select FXOSC as FLEXCAN0,1,2\_PE clock source.

enumerator kAIPS\_PLAT\_CLK\_to\_FLEXCAN012\_PE  
Select AIPS\_PLAT\_CLK as FLEXCAN0,1,2\_PE clock source.

enumerator kFIRC\_CLK\_to\_FLEXCAN345\_PE  
Select FIRC as FLEXCAN3,4,5\_PE clock source.

enumerator kFXOSC\_CLK\_to\_FLEXCAN345\_PE  
Select FXOSC as FLEXCAN3,4,5\_PE clock source.

enumerator kAIPS\_PLAT\_CLK\_to\_FLEXCAN345\_PE  
Select AIPS\_PLAT\_CLK as FLEXCAN3,4,5\_PE clock source.

enumerator kFIRC\_CLK\_to\_CLKOUT\_STANDBY  
Select FIRC as CLKOUT\_STANDBY mode clock source.

enumerator kSIRC\_CLK\_to\_CLKOUT\_STANDBY  
Select SIRC as CLKOUT\_STANDBY mode clock source.

enumerator kFXOSC\_CLK\_to\_CLKOUT\_STANDBY  
Select FXOSC as CLKOUT\_STANDBY mode clock source.

enumerator kSXOSC\_CLK\_to\_CLKOUT\_STANDBY  
Select SXOSC as CLKOUT\_STANDBY mode clock source.

enumerator kAIPS\_SLOW\_CLK\_to\_CLKOUT\_STANDBY  
Select AIPS\_SLOW\_CLK as CLKOUT\_STANDBY mode clock source.

enumerator kFIRC\_CLK\_to\_CLKOUT\_RUN  
Select FIRC as CLKOUT\_RUN mode clock source.

enumerator kSIRC\_CLK\_to\_CLKOUT\_RUN  
Select SIRC as CLKOUT\_RUN mode clock source.

enumerator kFXOSC\_CLK\_to\_CLKOUT\_RUN  
Select FXOSC as CLKOUT\_RUN mode clock source.

- enumerator kSXOSC\_CLK\_to\_CLKOUT\_RUN  
Select SXOSC as CLKOUT\_RUN mode clock source.
- enumerator kPLL\_PHI0\_CLK\_to\_CLKOUT\_RUN  
Select PLL\_PHI0\_CLK as CLKOUT\_RUN mode clock source.
- enumerator kPLL\_PHI1\_CLK\_to\_CLKOUT\_RUN  
Select PLL\_PHI1\_CLK as CLKOUT\_RUN mode clock source.
- enumerator kCORE\_CLK\_to\_CLKOUT\_RUN  
Select CORE\_CLK as CLKOUT\_RUN mode clock source.
- enumerator kHSE\_CLK\_to\_CLKOUT\_RUN  
Select HSE\_CLK as CLKOUT\_RUN mode clock source.
- enumerator kAIPS\_PLAT\_CLK\_to\_CLKOUT\_RUN  
Select AIPS\_PLAT as CLKOUT\_RUN mode clock source.
- enumerator kAIPS\_SLOW\_CLK\_to\_CLKOUT\_RUN  
Select AIPS\_SLOW as CLKOUT\_RUN mode clock source.
- enumerator kFIRC\_CLK\_to\_TRACE  
Select FIRC as TRACE clock source.
- enumerator kFXOSC\_CLK\_to\_TRACE  
Select FXOSC as TRACE clock source.
- enumerator kPLL\_PHI0\_CLK\_to\_TRACE  
Select PLL\_PHI0\_CLK as TRACE clock source.
- enumerator kPLL\_PHI1\_CLK\_to\_TRACE  
Select PLL\_PHI1\_CLK as TRACE clock source.

enum \_clock\_name

Clock name.

*Values:*

- enumerator kCLOCK\_CoreSysClk  
Core clock.
- enumerator kCLOCK\_AipsPlatClk  
AIPS\_PLAT clock.
- enumerator kCLOCK\_AipsSlowClk  
AIPS\_SLOW clock.
- enumerator kCLOCK\_HseClk  
HSE clock.
- enumerator kCLOCK\_DcmClk  
DCM clock.
- enumerator kCLOCK\_FircClk  
Firc clock.
- enumerator kCLOCK\_SircClk  
SIRC clock.
- enumerator kCLOCK\_FxoscClk  
FXOSC clock.

enumerator kCLOCK\_SxoscClk  
SXOSC clock.

enumerator kCLOCK\_PllPhi0Clk  
PLL\_PHI0\_CLK clock.

enumerator kCLOCK\_PllPhi1Clk  
PLL\_PHI0\_CLK clock.

enumerator kCLOCK\_Adc0Clk  
ADC0 clock.

enumerator kCLOCK\_Adc1Clk  
ADC1 clock.

enumerator kCLOCK\_BctuClk  
Bctu clock.

enumerator kCLOCK\_Cmp0Clk  
CMP0 clock.

enumerator kCLOCK\_EmiosClk  
EMIOS clock.

enumerator kCLOCK\_Flexcan0Clk  
FLEXCAN0/1/2\_PE clock.

enumerator kCLOCK\_Flexcan1Clk  
FLEXCAN0/1/2\_PE clock.

enumerator kCLOCK\_Flexcan2Clk  
FLEXCAN0/1/2\_PE clock.

enumerator kCLOCK\_FlexioClk  
FLEXIO clock.

enumerator kCLOCK\_Lpi2c0Clk  
LPI2C0 clock.

enumerator kCLOCK\_Lpi2c1Clk  
LPI2C0 clock.

enumerator kCLOCK\_Lpspi0Clk  
LPSPI0 clock.

enumerator kCLOCK\_Lpspi1Clk  
LPSPI1 clock.

enumerator kCLOCK\_Lpspi2Clk  
LPSPI2 clock.

enumerator kCLOCK\_Lpspi3Clk  
LPSPI3 clock.

enumerator kCLOCK\_Lpuart0Clk  
LPUART0 clock.

enumerator kCLOCK\_Lpuart1Clk  
LPUART1 clock.

enumerator kCLOCK\_Lpuart2Clk  
LPUART2 clock.

enumerator kCLOCK\_Lpuart3Clk  
LPUART3 clock.

enumerator kCLOCK\_Pit0Clk  
PIT0 clock.

enumerator kCLOCK\_Pit1Clk  
PIT1 clock.

enumerator kCLOCK\_Sai0Clk  
SAI0 clock.

enumerator kCLOCK\_Sai1Clk  
SAI0 clock.

enumerator kCLOCK\_Stm0Clk  
STM0 clock.

enum \_clock\_trigger\_div\_type  
Clock ip trigger divider type.

*Values:*

enumerator KCLOCK\_ImmediateUpdate  
Immediate divider update.

enumerator KCLOCK\_CommonTriggerUpdate  
Common trigger divider update.

enum \_clock\_switch\_trigger\_src  
Clock switch trigger source.

*Values:*

enumerator kCLOCK\_SwitchReserved  
Reserved.

enumerator kCLOCK\_SwitchSuccessPerReq  
Common trigger divider update.

enumerator kCLOCK\_SwitchFailedInactiveTarget  
Switch after the request failed because of an inactive target clock and the current clock is FIRC.

enumerator kCLOCK\_SwitchFailedInactiveCurrent  
Switch after the request failed because of an inactive current clock and the current clock is FIRC.

enumerator kCLOCK\_SwitchSafeReq  
Switch to FIRC because of a safe clock request or reset succeeded.

enumerator kCLOCK\_SwitchSafeReqInactivePreClk  
Switch to FIRC because of a safe clock request or reset succeeded, but the previous current clock source was inactive.

enum clock\_firc\_div  
The FIRC divider.

*Values:*

enumerator kFIRC\_DividedBy2  
FIRC clock divided by 2.

enumerator kFIRC\_DividedBy16  
FIRC clock divided by 16.

enumerator kFIRC\_Undivided  
FIRC clock undivided.

enum `_fxosc_mode`  
The FXOSC work mode.

*Values:*

enumerator kFXOSC\_ModeCrystal  
Crystal mode.

enumerator kFXOSC\_ModeBypass  
Use external clock.

enum `pll_mode`  
The PLL work mode.

*Values:*

enumerator kPLL\_ModeInteger  
PLL operates in integer-only mode.

enumerator kPLL\_ModeFractional  
PLL operates in fractional mode.

enumerator kPLL\_ModeSSCG  
PLL operates in Frequency Modulation mode.

enum `pll_unlock_accuracy`  
The PLL unlock accuracy.

*Values:*

enumerator kPLL\_UnlockAccuracy9  
Unlock range = Expected value deviates by 9 (recommended when PLLFM[SSCGBYP] = 1).

enumerator kPLL\_UnlockAccuracy17  
Unlock range = Expected value deviates by 17 (recommended when PLLFM[SSCGBYP] = 1).

enumerator kPLL\_UnlockAccuracy33  
Unlock range = Expected value deviates by 33.

enumerator kPLL\_UnlockAccuracy5  
Unlock range = Expected value deviates by 5.

typedef enum `_clock_ip_name` `clock_ip_name_t`  
Clock gate name used for CLOCK\_EnableClock/CLOCK\_DisableClock.

typedef enum `_clock_div_name` `clock_div_name_t`  
Clock dividers.

typedef enum `_clock_attach_id` `clock_attach_id_t`  
The enumerator of clock attach Id.

typedef enum `_clock_name` `clock_name_t`  
Clock name.

typedef enum `_clock_trigger_div_type` `clock_trigger_div_type_t`  
Clock ip trigger divider type.

```
typedef enum _clock_switch_trigger_src clock_switch_trigger_src_t
    Clock switch trigger source.
```

```
typedef enum clock_firc_div clock_firc_div_t
    The FIRC divider.
```

```
typedef enum _fxosc_mode fxosc_mode_t
    The FXOSC work mode.
```

```
typedef struct _fxosc_config fxosc_config_t
    OSC Initialization Configuration Structure.
    Defines the configuration data structure to initialize the FXOSC.
```

```
typedef enum pll_mode pll_mode_t
    The PLL work mode.
```

```
typedef enum pll_unlock_accuracy pll_unlock_accuracy_t
    The PLL unlock accuracy.
```

```
typedef struct _pll_config pll_config_t
    PLL Initialization Configuration Structure.
    Defines the configuration data structure to initialize the PLL. When porting to a new board,
    set the following members
```

```
typedef struct _clock_pcfs_config_t clock_pcfs_config_t
    Clock Source PCFS configuration structure.
```

```
volatile uint32_t g_xtal0Freq
    driver feature definition
    External XTAL0 (FXOSC) clock frequency.
    The XTAL0/EXTAL0 (FXOSC) clock frequency in Hz. When the clock is set up, use the func-
    tion CLOCK_InitFxosc to set the value in the clock driver. For example, if XTAL0 is 8 MHz:
```

```
Set up the FXOSC
CLOCK_InitFxosc(...);
```

```
static inline void CLOCK_McmeEnterKey(void)
    Starts the hardware processes for the partition(s) clock change sequence.
```

**Returns**  
Nothing

```
void CLOCK_EnableClock(clock_ip_name_t clk)
    Enable the clock for specific IP.
```

**Parameters**

- *clk* – : Clock to be enabled.

**Returns**  
Nothing

```
void CLOCK_DisableClock(clock_ip_name_t clk)
    Disable the clock for specific IP.
```

**Parameters**

- *clk* – : Clock to be disabled.

**Returns**  
Nothing

static inline void CLOCK\_SetClkMux0DivTriggerType(*clock\_trigger\_div\_type\_t* type)

Setup peripheral clock dividers trigger type. selects whether the dividers associated with clock mux 0 are updated immediately on writing to the corresponding divider configuration register (referred to as immediate divider update) or only on writing to the MC\_CGM\_MUX\_0\_DIV\_TRIG register (referred to as common trigger update)

**Parameters**

- *div\_name* – : Clock divider name
- *type* – :

**Returns**

Nothing

static inline void CLOCK\_CommonTriggerClkMux0DivUpdate(void)

*status\_t* CLOCK\_SetFircDiv(*clock\_firc\_div\_t* divider)

Setup FIRC clock divider.

**Parameters**

- *divider* – Value to be divided. Defined by *clock\_firc\_div\_t*.

**Return values**

- *kStatus\_Success* – FIRC divider set succeed.
- *kStatus\_Fail* – FIRC divider set failed.

void CLOCK\_SetClkDiv(*clock\_div\_name\_t* *div\_name*, *uint32\_t* *divider*)

Setup peripheral clock dividers.

**Parameters**

- *div\_name* – : Clock divider name
- *divider* – : Value to be divided. Divider value 0 will disable the divider. Undivided clock frequency / divider.

**Returns**

Nothing

static inline void CLOCK\_EnableFircInStandbyMode(void)

Enable FIRC in standby mode.

**Returns**

Nothing

static inline void CLOCK\_DisableFircInStandbyMode(void)

Disable FIRC in standby mode.

**Returns**

Nothing

static inline void CLOCK\_EnableSircInStandbyMode(void)

Enable SIRC in standby mode.

**Returns**

Nothing

static inline void CLOCK\_DisableSircInStandbyMode(void)

Disable SIRC in standby mode.

**Returns**

Nothing

void CLOCK\_AttachClk(*clock\_attach\_id\_t* connection)

Configure the clock selection muxes.

**Parameters**

- connection – : Clock to be configured.

**Returns**

Nothing

void CLOCK\_SelectSafeClock(*clock\_attach\_id\_t* connection)

Request safe clock switch to FIRC.

**Parameters**

- connection – : Clock to be configured.

**Returns**

Nothing

void CLOCK\_ProgressiveClockFrequencySwitch(*clock\_attach\_id\_t* connection, *clock\_pcfs\_config\_t* const \*config)

Configure the Progressive Clock Frequency Switch(PCFS) for MC\_CGM MUX0.

**Parameters**

- connection – : Clock to be configured. Only MUX\_0 clock supports PCFS, kPLL\_PHI0\_CLK\_to\_MUX0.
- config – : PCFS configuration.

**Returns**

Nothing

uint32\_t CLOCK\_GetClkSelectState(*clock\_attach\_id\_t* connection)

Get the clock selection status.

**Parameters**

- connection – : Clock to be configured.

**Returns**

clock selection status

uint32\_t CLOCK\_GetClkSwitchTriggerCause(*clock\_attach\_id\_t* connection)

Get the clock switch trigger source for hardware-controlled selector.

**Parameters**

- connection – : Clock to be configured.

**Returns**

clock selection status clock\_switch\_trigger\_src\_t.

void CLOCK\_InitFxosc(const *fxosc\_config\_t* \*config)

Initialize the FXOSC.

```
fxosc_config_t config =
{
    .freqHz = 16000000U,
    .workMode = kFXOSC_ModeCrystal,
    .startupDelay = 49U,
    .overdriveProtect = 12U,
};

CLOCK_InitFxosc(&config);
```

**Parameters**

- `config` – The FXOSC configuration structure, `fxosc_config_t`.

`void CLOCK_InitSxosc(bool enable, uint8_t startupDelay)`

Initialize the SXOSC.

**Parameters**

- `enable` – Enable or disable the SXOSC.
- `startupDelay` – The oscillator counter runs on a divided crystal clock (divide by 4) and counts up to 128 times the EOCV value ( $EOCV * 128$ ).

`static inline void CLOCK_DinitFxosc(void)`

Disable FXOSC.

`void CLOCK_InitPll(const pll_config_t *config)`

Initialize the PLL.

```
pll_config_t config =
{
    .workMode = kPLL_ModeInteger,
    .preDiv = 2U,
    .postDiv = 2U,
    .multiplier = 120U,
    .accuracy = kPLL_UnlockAccuracy9,
    .outDiv[0] = 3U,
    .outDiv[1] = 3U,
};

CLOCK_InitPll(&pllConfig);
```

**Parameters**

- `config` – The PLL configuration structure, `pll_config_t`.

`static inline void CLOCK_DeinitPll(void)`

Deinit and disable the PLL.

`static inline bool CLOCK_IsPllLossOfLock(void)`

Check whether the PLL is loss of lock.

**Returns**

true: Loss of lock is detected, false: No loss of lock detected.

`uint32_t CLOCK_GetFreq(clock_name_t name)`

Gets the clock frequency for a specific clock name.

This function checks the current clock configurations and then calculates the clock frequency for a specific clock name defined in `clock_name_t`.

**Parameters**

- `name` – Clock names defined in `clock_name_t`

**Returns**

Clock frequency value in hertz

`uint32_t CLOCK_GetCoreClkFreq(void)`

Get the Core clock frequency.

**Returns**

core clock frequency in HZ.

uint32\_t CLOCK\_GetFircClkFreq(void)

Get the FIRC clock frequency.

**Returns**

FIRC frequency in HZ.

uint32\_t CLOCK\_GetFxoscFreq(void)

Get the FXOSC clock frequency.

**Returns**

FXOSC frequency in HZ.

uint32\_t CLOCK\_GetAipsPlatClkFreq(void)

Get the AIPS\_PLAT\_CLK clock frequency.

**Returns**

frequency in HZ.

uint32\_t CLOCK\_GetAipsSlowClkFreq(void)

Get the AIPS\_SLOW\_CLK clock frequency.

**Returns**

frequency in HZ.

uint32\_t CLOCK\_GetHseClkFreq(void)

Get the HSE\_CLK clock frequency.

**Returns**

frequency in HZ.

uint32\_t CLOCK\_GetDcmClkFreq(void)

Get the DCM\_CLK clock frequency.

**Returns**

frequency in HZ.

uint32\_t CLOCK\_GetPllPhiClkFreq(uint32\_t index)

Get the PLL\_PHI clock frequency.

**Parameters**

- index – The PHI index.

**Returns**

PLL\_PHIx frequency in HZ.

uint32\_t CLOCK\_GetFlexcanPeClkFreq(uint32\_t index)

Get the FLEXCAN PE clock frequency.

**Parameters**

- index – The FLEXCAN index.

**Returns**

frequency in HZ.

uint32\_t CLOCK\_GetStmClkFreq(uint32\_t index)

Get the STM clock frequency.

**Parameters**

- index – The STM index.

**Returns**

frequency in HZ.

FSL\_CLOCK\_DRIVER\_VERSION

CLOCK driver version 2.1.0.

SDK\_DEVICE\_MAXIMUM\_CPU\_CLOCK\_FREQUENCY

CLOCK\_FIRC\_CLK\_FREQ

CLOCK\_SIRC\_CLK\_FREQ

CLOCK\_SXOSC\_CLK\_FREQ

CLOCK\_FIRC\_CLK

FIRC clock

CLOCK\_SIRC\_CLK

SIRC clock

CLOCK\_FXOSC\_CLK

FXOSC clock

CLOCK\_SXOSC\_CLK

SXOSC clock

CLOCK\_PLL\_PHI0\_CLK

PLL PHI0 clock

CLOCK\_PLL\_PHI1\_CLK

PLL PHI1 clock

CLOCK\_CORE\_CLK

M7 core clock

CLOCK\_HSE\_CLK

HSE clock

CLOCK\_AIPS\_PLAT\_CLK

SRAM/AXBS clock

CLOCK\_AIPS\_SLOW\_CLK

peripheral clock

CLOCK\_CLKOUT\_RUN\_CLK

Clock output in RUN mode

TEMPSENSOR\_CLOCKS

Clock ip name array for TEMPSENSE.

BCTU\_CLOCKS

Clock ip name array for BCTU.

ADC\_CLOCKS

Clock ip name array for ADC.

DMAMUX\_CLOCKS

Clock ip name array for DMAMUX.

EDMA\_CLOCKS

Clock ip name array for EDMA.

EIM\_CLOCKS

Clock ip name array for EIM.

EMIOS\_CLOCKS

Clock ip name array for EMIOS.

ERM\_CLOCKS

Clock ip name array for ERM.

FLEXCAN\_CLOCKS

Clock ip name array for FLEXCAN.

FLEXIO\_CLOCKS

Clock ip name array for FLEXIO.

LCU\_CLOCKS

Clock ip name array for LCU.

LPCMP\_CLOCKS

Clock ip name array for LPCMP.

LPI2C\_CLOCKS

Clock ip name array for LPI2C.

LPUART\_CLOCKS

Clock ip name array for LPUART.

LPSPI\_CLOCKS

Clock ip name array for LPSPI.

PIT\_CLOCKS

Clock ip name array for PIT.

SEMA42\_CLOCKS

Clock ip name array for SEMA42.

STM\_CLOCKS

Clock ip name array for STM.

SWT\_CLOCKS

Clock ip name array for SWT.

TSPC\_CLOCKS

Clock ip name array for TSPC.

MC\_ME\_TUPLE\_PRTN\_MASK

MC\_ME\_TUPLE\_PRTN\_SHIFT

MC\_ME\_TUPLE\_BIT\_MASK

MC\_ME\_COFB\_TUPLE(reg, bit)

Help macro, bit16 to bit 28 is COFB register offset, bit0 to bit4 is bitfield.

MC\_ME\_COFB\_STAT\_CLKEN\_OFFSET

MC\_ME\_COFB\_OFFSET(tuple)

MC\_ME\_PRTN\_PCONF\_REG(tuple)

MC\_ME\_PRTN\_PUPD\_REG(tuple)

MC\_ME\_COFB\_CLKEN\_REG(tuple)

MC\_ME\_COFB\_STAT\_REG(tuple)

MC\_ME\_COFB\_CLKEN\_BIT(tuple)

CLOCK\_DIV\_TUPLE(mux, dc)

CLOCK\_TUPLE\_DIV\_DC\_REG(tuple)

CLOCK\_TUPLE\_DIV\_UPD\_STAT\_REG(tuple)

CLOCK\_TUPLE\_MUX\_CSC\_REG(tuple)

CLOCK\_TUPLE\_MUX\_CSS\_REG(tuple)

uint32\_t freqHz

Frequency in Herz.

*fxosc\_mode\_t* workMode

FXOSC work mode setting.

uint8\_t startupDelay

Specifies the end-of-count. Runs on crystal clock divided by 4 and counts to startupDelay  
a.

uint8\_t overdriveProtect

*pll\_mode\_t* workMode

PLL work mode setting.

uint8\_t preDiv

Input Clock Predivider.

uint8\_t postDiv

VCO clock post divider for driving the PHI output clock.

uint8\_t multiplier

Multiplication factor applied to the reference frequency.

uint16\_t fracLoopDiv

Numerator Of Fractional Loop Division Factor.Value should less than 18432. Used for Fractional Mode only.

uint16\_t stepSize

For SSCG mode. Frequency Modulation Step Size.

uint16\_t stepNum

For SSCG mode. Number Of Steps Of Modulation Period Or Frequency Modulation.

*pll\_unlock\_accuracy\_t* accuracy

PLL unlock accuracy.

uint8\_t outDiv[PLL\_PLLDIV\_COUNT]

PLL Output Divider.

uint32\_t maxAllowableIDDchange

Maximum variation of current per time (mA/microsec) - max allowable IDD change is determined by the user's power supply design.

uint32\_t stepDuration

Step duration of each PCFS step (time per step in us).

uint32\_t clkSrcFreq

Frequency of the clock source from which ramp-down and to which ramp-up are processed.

`struct _fxosc_config`

*#include <fsl\_clock.h>* OSC Initialization Configuration Structure.

Defines the configuration data structure to initialize the FXOSC.

`struct _pll_config`

*#include <fsl\_clock.h>* PLL Initialization Configuration Structure.

Defines the configuration data structure to initialize the PLL. When porting to a new board, set the following members

`struct _clock_pcfs_config_t`

*#include <fsl\_clock.h>* Clock Source PCFS configuration structure.

## 2.4 CMU\_FC: CMU\_FC Driver

### 2.5 Cmu\_fc

`void CMU_FC_GetDefaultConfig(cmu_fc_config_t *config)`

Initializes CMU\_FC configure structure.

This function initializes the CMU\_FC configure structure to default value. The default value are:

```
config->refClockCount = CMU_FC_RCCR_REF_CNT_MASK;
config->interruptEnable = kCMU_FC_LowerThanLowThrAsyncInterruptEnable | kCMU_FC_
↪HigherThanHighThrAsyncInterruptEnable;
```

#### See also:

`cmu_fc_config_t`

#### Parameters

- `config` – Pointer to CMU\_FC config structure.

`status_t CMU_FC_Init(CMU_FC_Type *base, const cmu_fc_config_t *config)`

Initializes the CMU\_FC.

This function configures the peripheral for basic operation.

#### Parameters

- `base` – CMU\_FC peripheral base address
- `config` – The configuration of CMU\_FC

#### Return values

- `kStatus_Success` – Successfully initialize CMU\_FC.
- `kStatus_Fail` – Initialize failed, because the module can not be initialized when `GCR[FCE] = 1`.

`void CMU_FC_Deinit(CMU_FC_Type *base)`

Shuts down the CMU\_FC.

#### Parameters

- `base` – CMU\_FC peripheral base address

```
static inline void CMU_FC_ClearStatusFlags(CMU_FC_Type *base, uint32_t mask)
```

Clear status in SR register.

**Parameters**

- base – CMU\_FC peripheral base address
- mask – Mask of CMU\_FC status flags to clear.

```
static inline uint32_t CMU_FC_GetStatusFlags(CMU_FC_Type *base)
```

Get status in SR register.

**Parameters**

- base – CMU\_FC peripheral base address

**Returns**

FLL, FHH and RS bit field in SR register

```
uint32_t CMU_FC_CalcMinRefClkCnt(uint32_t ref_clk, uint32_t bus_clk, uint32_t  
                                monitored_clk)
```

Calculate minimum reference clock count cycle.

Note: Higher values of reference count results in longer metering window, leading to better accuracy in metered clock measurement.

**Parameters**

- ref\_clk – Reference clock frequency
- bus\_clk – CMU\_FC bus clock
- monitored\_clk – The expected frequency of monitored clock

**Returns**

Minimum reference count

```
void CMU_FC_CalcOptimumThreshold(cmu_fc_config_t *config, uint32_t monitored_clk, float  
                                monitored_clk_deviation, uint32_t ref_clk, float  
                                ref_clk_deviation)
```

Calculate optimum high frequency reference threshold and low frequency reference threshold.

**Parameters**

- config – Pointer to a CMU\_FC configuration structure
- monitored\_clk – The expected frequency of monitored clock
- monitored\_clk\_deviation – The deviation of monitored clock
- ref\_clk – Reference clock frequency
- ref\_clk\_deviation – The deviation of reference clock

```
static inline void CMU_FC_SetRefClkCnt(CMU_FC_Type *base, uint32_t cnt)
```

Set reference clock count Note: Writes to RCCR are disabled after GCR[FCE] = 1.

**Parameters**

- base – CMU\_FC peripheral base address
- cnt – The reference clock count to be set.

```
static inline void CMU_FC_SetHighThresholdClkCnt(CMU_FC_Type *base, uint32_t cnt)
```

Set high reference value for the monitored clock. Note: Writes to HTCR are disabled after GCR[FCE] = 1.

**Parameters**

- base – CMU\_FC peripheral base address

- `cnt` – The reference clock count to be set.

```
static inline void CMU_FC_SetLowThresholdClkCnt(CMU_FC_Type *base, uint32_t cnt)
```

Set low reference value for the monitored clock. Note: Writes to LTCR are disabled after `GCR[FCE] = 1`.

#### Parameters

- `base` – CMU\_FC peripheral base address
- `cnt` – The reference clock count to be set.

```
static inline void CMU_FC_StartFreqChecking(CMU_FC_Type *base)
```

Start the frequency checking.

This function write value into `CMU_FC_GCR_FCE` register to enable the CMU\_FC

#### Parameters

- `base` – CMU\_FC peripheral base address

```
static inline void CMU_FC_StopFreqChecking(CMU_FC_Type *base)
```

Stop frequency checking.

This function write value into `CMU_FC_GCR_FCE` register to disable the CMU\_FC.

Note: To stop the ongoing operation, write 0 to FCE only when `SR[RS] = 1`

#### Parameters

- `base` – CMU\_FC peripheral base address

```
FSL_CMU_FC_DRIVER_VERSION
```

Defines CMU\_FC driver version.

```
enum _cmu_fc_status_flags
```

List of CMU\_FC status.

*Values:*

```
enumerator kCMU_FC_Running
```

Frequency check running

```
enumerator kCMU_FC_HigherThanHighThr
```

Frequency higher than high frequency reference threshold

```
enumerator kCMU_FC_LowerThanLowThr
```

Frequency lower than low frequency reference threshold

```
enum _cmu_fc_interrupt_flags
```

*Values:*

```
enumerator kCMU_FC_LowerThanLowThrInterruptEnable
```

Frequency Lower than Low Frequency Reference Threshold Synchronous Interrupt Enable

```
enumerator kCMU_FC_HigherThanHighThrInterruptEnable
```

Frequency Higher than High Frequency Reference Threshold Synchronous Interrupt Enable

```
enumerator kCMU_FC_LowerThanLowThrAsyncInterruptEnable
```

Frequency Lower than Low Frequency Reference Threshold Asynchronous Interrupt Enable

```
enumerator kCMU_FC_HigherThanHighThrAsyncInterruptEnable
```

Frequency Higher than High Frequency Reference Threshold Asynchronous Interrupt Enable

```
typedef enum _cmu_fc_status_flags cmu_fc_status_flags_t
```

List of CMU\_FC status.

```
typedef enum _cmu_fc_interrupt_flags cmu_fc_interrupt_flags_t
```

```
typedef void (*cmu_fc_callback_t)(uint32_t flags)
```

Define CMU\_FC interrupt callback function pointer.

```
void CMU_FC_DriverIRQHandler(uint32_t idx)
```

```
static inline void CMU_FC_EnableInterrupts(CMU_FC_Type *base, uint32_t mask)
```

Enable frequency check Interrupt Note: Writes to IER are disabled after GCR[FCE] = 1.

#### Parameters

- base – CMU\_FC peripheral base address

```
static inline void CMU_FC_DisableInterrupts(CMU_FC_Type *base, uint32_t mask)
```

Disable frequency check Interrupt Note: Writes to IER are disabled after GCR[FCE] = 1.

#### Parameters

- base – CMU\_FC peripheral base address

```
void CMU_FC_RegisterCallBack(CMU_FC_Type *base, cmu_fc_callback_t cb_func)
```

Register callback.

#### Parameters

- base – CMU\_FC peripheral base address
- cb\_func – callback function

```
struct cmu_fc_config_t
```

*#include <fsl\_cmu\_fc.h>* Describes CMU\_FC configuration structure.

#### Public Members

```
uint32_t refClockCount
```

defines the duration of the checking operation in number of reference\_clock cycles

```
uint32_t interruptEnable
```

Enable interrupt for specific event

```
uint32_t highThresholdCnt
```

Clock count for high frequency reference threshold of the monitored clock

```
uint32_t lowThresholdCnt
```

Clock count for lower frequency reference Threshold of the monitored clock

## 2.6 CMU\_FM: CMU\_FM Driver

```
void CMU_FM_GetDefaultConfig(cmu_fm_config_t *config)
```

Initializes CMU\_FM configure structure.

This function initializes the CMU\_FM configure structure to default value. The default value are:

```
config->refClockCount = CMU_FM_RCCR_REF_CNT_MASK;  
config->enableInterrupt = true;
```

**See also:**

cmu\_fm\_config\_t

**Parameters**

- config – Pointer to CMU\_FM config structure.

*status\_t* CMU\_FM\_Init(CMU\_FM\_Type \*base, const *cmu\_fm\_config\_t* \*config)

Initializes the CMU\_FM.

This function configures the peripheral for basic operation.

**Parameters**

- base – CMU\_FM peripheral base address
- config – The configuration of CMU\_FM

**Return values**

- kStatus\_Success – Successfully initialize CMU\_FM.
- kStatus\_Fail – Initialize failed, because the module can not be initialized when GCR[FME] = 1.

void CMU\_FM\_Deinit(CMU\_FM\_Type \*base)

Shuts down the CMU\_FM.

**Parameters**

- base – CMU\_FM peripheral base address

static inline void CMU\_FM\_ClearStatusFlags(CMU\_FM\_Type \*base, uint32\_t mask)

Clear status in SR register.

**Parameters**

- base – CMU\_FM peripheral base address
- mask – Mask of CMU\_FM status flags to clear.

static inline uint32\_t CMU\_FM\_GetStatusFlags(CMU\_FM\_Type \*base)

Get status in SR register.

**Parameters**

- base – CMU\_FM peripheral base address

**Returns**

FMC, FMTO and RS bit field in SR register

uint32\_t CMU\_FM\_CalcMinRefClkCnt(uint32\_t ref\_clk, uint32\_t bus\_clk, uint32\_t monitored\_clk)

Calculate minimum reference clock count cycle.

Note: Higher values of reference count results in longer metering window, leading to better accuracy in metered clock measurement.

**Parameters**

- ref\_clk – Reference clock frequency
- bus\_clk – CMU\_FM bus clock
- monitored\_clk – The expected frequency of monitored clock

**Returns**

Minimum reference count

```
static inline void CMU_FM_SetRefClkCnt(CMU_FM_Type *base, uint32_t cnt)
```

Set reference clock count Note: Writes to RCCR are disabled after GCR[FME] = 1.

**Parameters**

- base – CMU\_FM peripheral base address
- cnt – The reference clock count to be set.

```
static inline uint32_t CMU_FM_GetMeteredClkCnt(CMU_FM_Type *base)
```

Obtain the metered clock count cycles.

**Parameters**

- base – CMU\_FM peripheral base address
- cnt – metered clock count cycles

**Returns**

metered clock count cycles.

```
static inline void CMU_FM_StartFreqMetering(CMU_FM_Type *base)
```

Start the frequency metering.

This function write value into CMU\_FM\_GCR\_FME register to enable the CMU\_FM

**Parameters**

- base – CMU\_FM peripheral base address

```
static inline void CMU_FM_StopFreqMetering(CMU_FM_Type *base)
```

Stop frequency metering.

This function write value into CMU\_FM\_GCR\_FME register to disable the CMU\_FM.

Note: To stop the ongoing operation, write 0 to FME only when SR[RS] = 1

**Parameters**

- base – CMU\_FM peripheral base address

```
FSL_CMU_FM_DRIVER_VERSION
```

Defines CMU\_FM driver version.

```
enum _cmu_fm_status_flags
```

List of CMU\_FM status.

*Values:*

```
enumerator kCMU_FM_Running
```

Frequency meter running

```
enumerator kCMU_FM_MeterTimeout
```

Frequency meter time out

```
enumerator kCMU_FM_MeterComplete
```

Frequency meter complete

```
typedef enum _cmu_fm_status_flags cmu_fm_status_flags_t
```

List of CMU\_FM status.

```
typedef void (*cmu_fm_callback_t)(uint32_t flags)
```

Define CMU\_FM interrupt callback function pointer.

```
void CMU_FM_DriverIRQHandler(uint32_t idx)
```

```
static inline uint32_t CMU_FM_CalcMeteredClkFreq(uint32_t meteredClkCnt, uint32_t
                                             refClkCnt, uint32_t refClkFreq)
```

Calculate the frequency of the metered clock signal.

#### Parameters

- meteredClkCnt – The clock count cycles of metered clock
- refClkCnt – The clock count cycles of reference clock
- refClkFreq – The frequency of reference clock

#### Returns

The frequency of metered clock

```
static inline void CMU_FM_EnableInterrupts(CMU_FM_Type *base)
```

Enable frequency meter complete Interrupt Note: Writes to IER are disabled after GCR[FME] = 1.

#### Parameters

- base – CMU\_FM peripheral base address

```
static inline void CMU_FM_DisableInterrupts(CMU_FM_Type *base)
```

Disable frequency meter complete Interrupt Note: Writes to IER are disabled after GCR[FME] = 1.

#### Parameters

- base – CMU\_FM peripheral base address

```
void CMU_FM_RegisterCallBack(CMU_FM_Type *base, cmu_fm_callback_t cb_func)
```

Register callback.

#### Parameters

- base – CMU\_FM peripheral base address
- cb\_func – callback function

```
struct cmu_fm_config_t
```

*#include <fsl\_cmu\_fm.h>* Describes CMU\_FM configuration structure.

#### Public Members

```
uint32_t refClockCount
```

defines the duration of the metering operation in number of reference\_clock cycles

```
bool enableInterrupt
```

Enable/Disable frequency meter complete interrupt

## 2.7 CRC: Cyclic Redundancy Check Driver

```
FSL_CRC_DRIVER_VERSION
```

CRC driver version. Version 2.0.4.

Current version: 2.0.4

Change log:

- Version 2.0.4

- Release peripheral from reset if necessary in init function.
- Version 2.0.3
  - Fix MISRA issues
- Version 2.0.2
  - Fix MISRA issues
- Version 2.0.1
  - move DATA and DATALL macro definition from header file to source file

enum `_crc_bits`  
CRC bit width.

*Values:*

enumerator `kCrcBits16`  
Generate 16-bit CRC code

enumerator `kCrcBits32`  
Generate 32-bit CRC code

enum `_crc_result`  
CRC result type.

*Values:*

enumerator `kCrcFinalChecksum`  
CRC data register read value is the final checksum. Reflect out and final xor protocol features are applied.

enumerator `kCrcIntermediateChecksum`  
CRC data register read value is intermediate checksum (raw value). Reflect out and final xor protocol feature are not applied. Intermediate checksum can be used as a seed for `CRC_Init()` to continue adding data to this checksum.

typedef enum `_crc_bits` `crc_bits_t`  
CRC bit width.

typedef enum `_crc_result` `crc_result_t`  
CRC result type.

typedef struct `_crc_config` `crc_config_t`  
CRC protocol configuration.

This structure holds the configuration for the CRC protocol.

void `CRC_Init(CRC_Type *base, const crc_config_t *config)`  
Enables and configures the CRC peripheral module.

This function enables the clock gate in the SIM module for the CRC peripheral. It also configures the CRC module and starts a checksum computation by writing the seed.

#### Parameters

- `base` – CRC peripheral address.
- `config` – CRC module configuration structure.

static inline void `CRC_Deinit(CRC_Type *base)`  
Disables the CRC peripheral module.

This function disables the clock gate in the SIM module for the CRC peripheral.

#### Parameters

- base – CRC peripheral address.

void CRC\_GetDefaultConfig(*crc\_config\_t* \*config)

Loads default values to the CRC protocol configuration structure.

Loads default values to the CRC protocol configuration structure. The default values are as follows.

```
config->polynomial = 0x1021;
config->seed = 0xFFFF;
config->reflectIn = false;
config->reflectOut = false;
config->complementChecksum = false;
config->crcBits = kCrcBits16;
config->crcResult = kCrcFinalChecksum;
```

### Parameters

- config – CRC protocol configuration structure.

void CRC\_WriteData(CRC\_Type \*base, const uint8\_t \*data, size\_t dataSize)

Writes data to the CRC module.

Writes input data buffer bytes to the CRC data register. The configured type of transpose is applied.

### Parameters

- base – CRC peripheral address.
- data – Input data stream, MSByte in data[0].
- dataSize – Size in bytes of the input data buffer.

uint32\_t CRC\_Get32bitResult(CRC\_Type \*base)

Reads the 32-bit checksum from the CRC module.

Reads the CRC data register (either an intermediate or the final checksum). The configured type of transpose and complement is applied.

### Parameters

- base – CRC peripheral address.

### Returns

An intermediate or the final 32-bit checksum, after configured transpose and complement operations.

uint16\_t CRC\_Get16bitResult(CRC\_Type \*base)

Reads a 16-bit checksum from the CRC module.

Reads the CRC data register (either an intermediate or the final checksum). The configured type of transpose and complement is applied.

### Parameters

- base – CRC peripheral address.

### Returns

An intermediate or the final 16-bit checksum, after configured transpose and complement operations.

CRC\_DRIVER\_USE\_CRC16\_CCIT\_FALSE\_AS\_DEFAULT

Default configuration structure filled by CRC\_GetDefaultConfig(). Use CRC16-CCIT-FALSE as default.

struct `_crc_config`

`#include <fsl_crc.h>` CRC protocol configuration.

This structure holds the configuration for the CRC protocol.

### Public Members

uint32\_t polynomial

CRC Polynomial, MSBit first. Example polynomial:  $0x1021 = 1_0000_0010_0001 = x^{12} + x^5 + 1$

uint32\_t seed

Starting checksum value

bool reflectIn

Reflect bits on input.

bool reflectOut

Reflect bits on output.

bool complementChecksum

True if the result shall be complement of the actual checksum.

`crc_bits_t` crcBits

Selects 16- or 32- bit CRC protocol.

`crc_result_t` crcResult

Selects final or intermediate checksum return from `CRC_Get16bitResult()` or `CRC_Get32bitResult()`

## 2.8 DCM\_GPR: Device Configuration Module General-Purpose Registers

static inline void `DCM_GPR_DisableDebugModeForModule`(uint32\_t mask)

Disable debug mode for module when CM7\_0 enters debug mode.

### Parameters

- mask – The mask of modules to be disabled debug mode. Use the OR'ed value of `_disable_debug_mode_for_module`.

static inline void `DCM_GPR_StandbyEntryIoConfig`(void)

Controls the IO state before entering standby mode.

static inline void `DCM_GPR_StandbyExitIoConfig`(void)

Controls the IO state after exiting standby mode.

void `DCM_GPR_StandbyExitConfig`(const `standby_exit_config_t` \*config)

Configure the standby exit.

### Parameters

- config – The configuration of standby exit. `standby_exit_config_t`.

static inline void `DCM_GPR_EnableSupplyVoltageMonitor`(`internal_supply_monitor_source_t` source)

Enable the supply voltage monitoring by ADC.

---

**Note:** For divider sources, remember to enable them before monitoring.

---

## Parameters

- `source` – The source of voltage used by ADC for supply monitoring. `internal_supply_monitor_source_t`.

`static inline void DCM_GPR_DisableSupplyVoltageMonitor(void)`

Disable the supply voltage monitoring by ADC.

`static inline void DCM_GPR_EnableVssLvMonitor(void)`

Enable the VSS\_LV divider.

`static inline void DCM_GPR_DisableVssLvMonitor(void)`

Disable the VSS\_LV divider.

`static inline void DCM_GPR_EnableHvADivider(void)`

Enable the VSS\_HV\_A divider.

`static inline void DCM_GPR_DisableHvADivider(void)`

Disable the VSS\_HV\_A divider.

`FSL_DCM_GPR_DRIVER_VERSION`

DCM\_GPR driver version 2.0.0.

`enum _disable_debug_mode_for_module`

Disable debug mode for module.

*Values:*

enumerator `kDCM_GPR_disableEdmaDebug`

EDMA remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator `kDCM_GPR_disableFccuDebug`

FCCU remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator `kDCM_GPR_disableLcu0Debug`

LCU0 remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator `kDCM_GPR_disableLcu1Debug`

LCU1 remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator `kDCM_GPR_disableEmios0Debug`

eMIOS0 remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator `kDCM_GPR_disableEmios1Debug`

eMIOS1 remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator `kDCM_GPR_disableRtcDebug`

RTC remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator `kDCM_GPR_disableSwt0Debug`

SWT0 remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator `kDCM_GPR_disableStm0Debug`

STM0 remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator `kDCM_GPR_disablePit0Debug`

PIT0 remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator `kDCM_GPR_disablePit1Debug`

PIT1 remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator `kDCM_GPR_disableLpspi0Debug`

LPSPi0 remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator kDCM\_GPR\_disableLpspi1Debug

LPSPi1 remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator kDCM\_GPR\_disableLpspi2Debug

LPSPi2 remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator kDCM\_GPR\_disableLpspi3Debug

LPSPi3 remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator kDCM\_GPR\_disableLpi2c0Debug

LPI2C0 remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator kDCM\_GPR\_disableLpi2c1Debug

LPI2C1 remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator kDCM\_GPR\_disableFlexioDebug

FLEXIO remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator kDCM\_GPR\_disableFlexcan0Debug

FLEXCAN0 remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator kDCM\_GPR\_disableFlexcan1Debug

FLEXCAN1 remains functional and is not impacted when CM7\_0 enters debug mode.

enumerator kDCM\_GPR\_disableFlexcan2Debug

FLEXCAN2 remains functional and is not impacted when CM7\_0 enters debug mode.

enum *\_internal\_supply\_monitor\_source*

The source of voltage used by ADC for supply monitoring.

*Values:*

enumerator kDCM\_GPR\_VDD\_HV\_A\_DIV

VDD\_HV\_A divider supply monitoring.

enumerator kDCM\_GPR\_VDD\_HV\_B\_DIV

VDD\_HV\_B divider supply monitoring.

enumerator kDCM\_GPR\_VDD\_V15\_DIV

VDD 1.5V divider supply monitoring.

enumerator kDCM\_GPR\_VDD\_V25\_OSC

VDD 2.5V supply monitoring.

enumerator kDCM\_GPR\_VDD\_V11\_PD1H

VDD 1.1V PD1 Hot point supply monitoring.

enumerator kDCM\_GPR\_VDD\_V11\_PD1C

VDD 1.1V PD1 Cold point supply monitoring.

enumerator kDCM\_GPR\_VDD\_V11\_PLL

VDD 1.1V PLL supply monitoring.

enumerator kDCM\_GPR\_VDD\_V11\_PD0

VDD 1.1V PD0 supply monitoring.

typedef enum *\_internal\_supply\_monitor\_source* internal\_supply\_monitor\_source\_t

The source of voltage used by ADC for supply monitoring.

typedef struct *\_standby\_exit\_config* standby\_exit\_config\_t

Standby exit configuration.

struct *\_standby\_exit\_config*

*#include <fsl\_dcm\_gpr.h>* Standby exit configuration.

**Public Members**

bool bypassFircTrimming

Bypass FIRC trimming.

bool enableFastStandbyExit

Enable fast standby exit.

uint32\_t fastStandbyExitBootAddress

Cortex-M7\_0 base address of vector table to be used after exiting Standby mode.

**2.9 DMAMUX: Direct Memory Access Multiplexer Driver**

void DMAMUX\_Init(DMAMUX\_Type \*base)

Initializes the DMAMUX peripheral.

This function ungates the DMAMUX clock.

**Parameters**

- base – DMAMUX peripheral base address.

void DMAMUX\_Deinit(DMAMUX\_Type \*base)

Deinitializes the DMAMUX peripheral.

This function gates the DMAMUX clock.

**Parameters**

- base – DMAMUX peripheral base address.

static inline void DMAMUX\_EnableChannel(DMAMUX\_Type \*base, uint32\_t channel)

Enables the DMAMUX channel.

This function enables the DMAMUX channel.

**Parameters**

- base – DMAMUX peripheral base address.
- channel – DMAMUX channel number.

static inline void DMAMUX\_DisableChannel(DMAMUX\_Type \*base, uint32\_t channel)

Disables the DMAMUX channel.

This function disables the DMAMUX channel.

---

**Note:** The user must disable the DMAMUX channel before configuring it.

---

**Parameters**

- base – DMAMUX peripheral base address.
- channel – DMAMUX channel number.

static inline void DMAMUX\_SetSource(DMAMUX\_Type \*base, uint32\_t channel, int32\_t source)

Configures the DMAMUX channel source.

**Parameters**

- base – DMAMUX peripheral base address.
- channel – DMAMUX channel number.

- `source` – Channel source, which is used to trigger the DMA transfer. User need to use the `dma_request_source_t` type as the input parameter.

```
static inline void DMAMUX_EnablePeriodTrigger(DMAMUX_Type *base, uint32_t channel)
```

Enables the DMAMUX period trigger.

This function enables the DMAMUX period trigger feature.

#### Parameters

- `base` – DMAMUX peripheral base address.
- `channel` – DMAMUX channel number.

```
static inline void DMAMUX_DisablePeriodTrigger(DMAMUX_Type *base, uint32_t channel)
```

Disables the DMAMUX period trigger.

This function disables the DMAMUX period trigger.

#### Parameters

- `base` – DMAMUX peripheral base address.
- `channel` – DMAMUX channel number.

```
static inline void DMAMUX_EnableAlwaysOn(DMAMUX_Type *base, uint32_t channel, bool enable)
```

Enables the DMA channel to be always ON.

This function enables the DMAMUX channel always ON feature.

#### Parameters

- `base` – DMAMUX peripheral base address.
- `channel` – DMAMUX channel number.
- `enable` – Switcher of the always ON feature. “true” means enabled, “false” means disabled.

```
FSL_DMAMUX_DRIVER_VERSION
```

DMAMUX driver version 2.1.1.

```
DMAMUX_CHANNEL_ENDIAN_CONVERTn(channel)
```

Macro used for dmamux channel endian convert.

## 2.10 eDMA: Enhanced Direct Memory Access (eDMA) Controller Driver

```
void EDMA_Init(EDMA_Type *base, const edma_config_t *config)
```

Initializes the eDMA peripheral.

This function ungates the eDMA clock and configures the eDMA peripheral according to the configuration structure. All emda enabled request will be cleared in this function.

---

**Note:** This function enables the minor loop map feature.

---

#### Parameters

- `base` – eDMA peripheral base address.
- `config` – A pointer to the configuration structure, see “`edma_config_t`”.

```
void EDMA_Deinit(EDMA_Type *base)
```

Deinitializes the eDMA peripheral.

This function gates the eDMA clock.

#### Parameters

- base – eDMA peripheral base address.

```
void EDMA_InstallTCD(EDMA_Type *base, uint32_t channel, edma_tcd_t *tcd)
```

Push content of TCD structure into hardware TCD register.

#### Parameters

- base – EDMA peripheral base address.
- channel – EDMA channel number.
- tcd – Point to TCD structure.

```
void EDMA_GetDefaultConfig(edma_config_t *config)
```

Gets the eDMA default configuration structure.

This function sets the configuration structure to default values. The default configuration is set to the following values.

```
config.enableContinuousLinkMode = false;
config.enableHaltOnError = true;
config.enableRoundRobinArbitration = false;
config.enableDebugMode = false;
```

#### Parameters

- config – A pointer to the eDMA configuration structure.

```
void EDMA_InitChannel(EDMA_Type *base, uint32_t channel, edma_channel_config_t
                    *channelConfig)
```

EDMA Channel initialization.

#### Parameters

- base – eDMA4 peripheral base address.
- channel – eDMA4 channel number.
- channelConfig – pointer to user's eDMA4 channel config structure, see `edma_channel_config_t` for detail.

```
static inline void EDMA_SetChannelMemoryAttribute(EDMA_Type *base, uint32_t channel,
                                                edma_channel_memory_attribute_t
                                                writeAttribute,
                                                edma_channel_memory_attribute_t
                                                readAttribute)
```

Set channel memory attribute.

#### Parameters

- base – eDMA4 peripheral base address.
- channel – eDMA4 channel number.
- writeAttribute – Attributes associated with a write transaction.
- readAttribute – Attributes associated with a read transaction.

```
static inline void EDMA_SetChannelSignExtension(EDMA_Type *base, uint32_t channel, uint8_t
                                                position)
```

Set channel sign extension.

**Parameters**

- base – eDMA4 peripheral base address.
- channel – eDMA4 channel number.
- position – A non-zero value specifying the sign extend bit position. If 0, sign extension is disabled.

```
static inline void EDMA_SetChannelSwapSize(EDMA_Type *base, uint32_t channel,  
                                           edma_channel_swap_size_t swapSize)
```

Set channel swap size.

**Parameters**

- base – eDMA4 peripheral base address.
- channel – eDMA4 channel number.
- swapSize – Swap occurs with respect to the specified transfer size. If 0, swap is disabled.

```
static inline void EDMA_SetChannelAccessType(EDMA_Type *base, uint32_t channel,  
                                           edma_channel_access_type_t  
                                           channelAccessType)
```

Set channel access type.

**Parameters**

- base – eDMA4 peripheral base address.
- channel – eDMA4 channel number.
- channelAccessType – eDMA4's transactions type on the system bus when the channel is active.

```
static inline void EDMA_SetChannelMux(EDMA_Type *base, uint32_t channel, uint32_t  
                                     channelRequestSource)
```

Set channel request source.

**Parameters**

- base – eDMA peripheral base address.
- channel – eDMA channel number.
- channelRequestSource – eDMA hardware service request source for the channel. User need to use the `dma_request_source_t` type as the input parameter. Note that devices may use other enum type to express dma request source and User can fined it in SOC header or `fsl_edma_soc.h`.

```
static inline uint32_t EDMA_GetChannelSystemBusInformation(EDMA_Type *base, uint32_t  
                                                         channel)
```

Gets the channel identification and attribute information on the system bus interface.

**Parameters**

- base – eDMA peripheral base address.
- channel – eDMA channel number.

**Returns**

The mask of the channel system bus information. Users need to use the `_edma_channel_sys_bus_info` type to decode the return variables.

```
static inline void EDMA_EnableChannelMasterIDReplication(EDMA_Type *base, uint32_t  
                                                       channel, bool enable)
```

Set channel master ID replication.

**Parameters**

- base – eDMA peripheral base address.
- channel – eDMA channel number.
- enable – true is enable, false is disable.

```
static inline void EDMA_SetChannelProtectionLevel(EDMA_Type *base, uint32_t channel,
                                                edma_channel_protection_level_t level)
```

Set channel security level.

**Parameters**

- base – eDMA peripheral base address.
- channel – eDMA channel number.
- level – security level.

```
void EDMA_ResetChannel(EDMA_Type *base, uint32_t channel)
```

Sets all TCD registers to default values.

This function sets TCD registers for this channel to default values.

---

**Note:** This function must not be called while the channel transfer is ongoing or it causes unpredictable results.

---



---

**Note:** This function enables the auto stop request feature.

---

**Parameters**

- base – eDMA peripheral base address.
- channel – eDMA channel number.

```
void EDMA_SetTransferConfig(EDMA_Type *base, uint32_t channel, const
                            edma_transfer_config_t *config, edma_tcd_t *nextTcd)
```

Configures the eDMA transfer attribute.

This function configures the transfer attribute, including source address, destination address, transfer size, address offset, and so on. It also configures the scatter gather feature if the user supplies the TCD address. Example:

```
edma_transfer_t config;
edma_tcd_t tcd;
config.srcAddr = ..;
config.destAddr = ..;
...
EDMA_SetTransferConfig(DMA0, channel, &config, &stcd);
```

---

**Note:** If nextTcd is not NULL, it means scatter gather feature is enabled and DREQ bit is cleared in the previous transfer configuration, which is set in the EDMA\_ResetChannel.

---

**Parameters**

- base – eDMA peripheral base address.
- channel – eDMA channel number.
- config – Pointer to eDMA transfer configuration structure.

- nextTcd – Point to TCD structure. It can be NULL if users do not want to enable scatter/gather feature.

```
void EDMA_SetMinorOffsetConfig(EDMA_Type *base, uint32_t channel, const
                               edma_minor_offset_config_t *config)
```

Configures the eDMA minor offset feature.

The minor offset means that the signed-extended value is added to the source address or destination address after each minor loop.

#### Parameters

- base – eDMA peripheral base address.
- channel – eDMA channel number.
- config – A pointer to the minor offset configuration structure.

```
void EDMA_SetChannelPreemptionConfig(EDMA_Type *base, uint32_t channel, const
                                      edma_channel_preemption_config_t *config)
```

Configures the eDMA channel preemption feature.

This function configures the channel preemption attribute and the priority of the channel.

#### Parameters

- base – eDMA peripheral base address.
- channel – eDMA channel number
- config – A pointer to the channel preemption configuration structure.

```
void EDMA_SetChannelLink(EDMA_Type *base, uint32_t channel, edma_channel_link_type_t
                        type, uint32_t linkedChannel)
```

Sets the channel link for the eDMA transfer.

This function configures either the minor link or the major link mode. The minor link means that the channel link is triggered every time CITER decreases by 1. The major link means that the channel link is triggered when the CITER is exhausted.

---

**Note:** Users should ensure that DONE flag is cleared before calling this interface, or the configuration is invalid.

---

#### Parameters

- base – eDMA peripheral base address.
- channel – eDMA channel number.
- type – A channel link type, which can be one of the following:
  - kEDMA\_LinkNone
  - kEDMA\_MinorLink
  - kEDMA\_MajorLink
- linkedChannel – The linked channel number.

```
void EDMA_SetBandWidth(EDMA_Type *base, uint32_t channel, edma_bandwidth_t
                      bandWidth)
```

Sets the bandwidth for the eDMA transfer.

Because the eDMA processes the minor loop, it continuously generates read/write sequences until the minor count is exhausted. The bandwidth forces the eDMA to stall after the completion of each read/write access to control the bus request bandwidth seen by the crossbar switch.

**Parameters**

- base – eDMA peripheral base address.
- channel – eDMA channel number.
- bandWidth – A bandwidth setting, which can be one of the following:
  - kEDMABandwidthStallNone
  - kEDMABandwidthStall4Cycle
  - kEDMABandwidthStall8Cycle

```
void EDMA_SetModulo(EDMA_Type *base, uint32_t channel, edma_modulo_t srcModulo,
                   edma_modulo_t destModulo)
```

Sets the source modulo and the destination modulo for the eDMA transfer.

This function defines a specific address range specified to be the value after (SADDR + SOFF)/(DADDR + DOFF) calculation is performed or the original register value. It provides the ability to implement a circular data queue easily.

**Parameters**

- base – eDMA peripheral base address.
- channel – eDMA channel number.
- srcModulo – A source modulo value.
- destModulo – A destination modulo value.

```
static inline void EDMA_EnableAsyncRequest(EDMA_Type *base, uint32_t channel, bool enable)
```

Enables an async request for the eDMA transfer.

**Parameters**

- base – eDMA peripheral base address.
- channel – eDMA channel number.
- enable – The command to enable (true) or disable (false).

```
static inline void EDMA_EnableAutoStopRequest(EDMA_Type *base, uint32_t channel, bool
                                              enable)
```

Enables an auto stop request for the eDMA transfer.

If enabling the auto stop request, the eDMA hardware automatically disables the hardware channel request.

**Parameters**

- base – eDMA peripheral base address.
- channel – eDMA channel number.
- enable – The command to enable (true) or disable (false).

```
void EDMA_EnableChannelInterrupts(EDMA_Type *base, uint32_t channel, uint32_t mask)
```

Enables the interrupt source for the eDMA transfer.

**Parameters**

- base – eDMA peripheral base address.
- channel – eDMA channel number.
- mask – The mask of interrupt source to be set. Users need to use the defined `edma_interrupt_enable_t` type.

void EDMA\_DisableChannelInterrupts(*EDMA\_Type* \*base, uint32\_t channel, uint32\_t mask)  
Disables the interrupt source for the eDMA transfer.

**Parameters**

- base – eDMA peripheral base address.
- channel – eDMA channel number.
- mask – The mask of the interrupt source to be set. Use the defined *edma\_interrupt\_enable\_t* type.

void EDMA\_SetMajorOffsetConfig(*EDMA\_Type* \*base, uint32\_t channel, int32\_t sourceOffset, int32\_t destOffset)

Configures the eDMA channel TCD major offset feature.

Adjustment value added to the source address at the completion of the major iteration count

**Parameters**

- base – eDMA peripheral base address.
- channel – edma channel number.
- sourceOffset – source address offset will be applied to source address after major loop done.
- destOffset – destination address offset will be applied to source address after major loop done.

void EDMA\_ConfigChannelSoftwareTCD(*edma\_tcd\_t* \*tcd, const *edma\_transfer\_config\_t* \*transfer)

Sets TCD fields according to the user's channel transfer configuration structure, *edma\_transfer\_config\_t*.

@Note This API only supports EDMA4 TCD type. It can be used to support all types with extension API *EDMA\_ConfigChannelSoftwareTCDExt*

Application should be careful about the TCD pool buffer storage class,

- For the platform has cache, the software TCD should be put in non cache section
- The TCD pool buffer should have a consistent storage class.

---

**Note:** This function enables the auto stop request feature.

---

**Parameters**

- tcd – Pointer to the TCD structure.
- transfer – channel transfer configuration pointer.

void EDMA\_TcdReset(*edma\_tcd\_t* \*tcd)

Sets all fields to default values for the TCD structure.

@Note This API only supports EDMA4 TCD type. It can be used to support all types with extension API *EDMA\_TcdResetExt*

This function sets all fields for this TCD structure to default value.

---

**Note:** This function enables the auto stop request feature.

---

**Parameters**

- tcd – Pointer to the TCD structure.

```
void EDMA_TcdSetTransferConfig(edma_tcd_t *tcd, const edma_transfer_config_t *config,
                               edma_tcd_t *nextTcd)
```

Configures the eDMA TCD transfer attribute.

@Note This API only supports EDMA4 TCD type. It can be used to support all types with extension API EDMA\_TcdSetTransferConfigExt

The TCD is a transfer control descriptor. The content of the TCD is the same as the hardware TCD registers. The TCD is used in the scatter-gather mode. This function configures the TCD transfer attribute, including source address, destination address, transfer size, address offset, and so on. It also configures the scatter gather feature if the user supplies the next TCD address. Example:

```
edma_transfer_t config = {
...
}
edma_tcd_t tcd __aligned(32);
edma_tcd_t nextTcd __aligned(32);
EDMA_TcdSetTransferConfig(&tcd, &config, &nextTcd);
```

---

**Note:** TCD address should be 32 bytes aligned or it causes an eDMA error.

---



---

**Note:** If the nextTcd is not NULL, the scatter gather feature is enabled and DREQ bit is cleared in the previous transfer configuration, which is set in the EDMA\_TcdReset.

---

### Parameters

- *tcd* – Pointer to the TCD structure.
- *config* – Pointer to eDMA transfer configuration structure.
- *nextTcd* – Pointer to the next TCD structure. It can be NULL if users do not want to enable scatter/gather feature.

```
void EDMA_TcdSetMinorOffsetConfig(edma_tcd_t *tcd, const edma_minor_offset_config_t
                                  *config)
```

Configures the eDMA TCD minor offset feature.

@Note This API only supports EDMA4 TCD type. It can be used to support all types with extension API EDMA\_TcdSetMinorOffsetConfigExt

A minor offset is a signed-extended value added to the source address or a destination address after each minor loop.

### Parameters

- *tcd* – A point to the TCD structure.
- *config* – A pointer to the minor offset configuration structure.

```
void EDMA_TcdSetChannelLink(edma_tcd_t *tcd, edma_channel_link_type_t type, uint32_t
                             linkedChannel)
```

Sets the channel link for the eDMA TCD.

@Note This API only supports EDMA4 TCD type. It can be used to support all types with extension API EDMA\_TcdSetChannelLinkExt

This function configures either a minor link or a major link. The minor link means the channel link is triggered every time CITER decreases by 1. The major link means that the channel link is triggered when the CITER is exhausted.

---

**Note:** Users should ensure that DONE flag is cleared before calling this interface, or the configuration is invalid.

---

### Parameters

- `tcd` – Point to the TCD structure.
- `type` – Channel link type, it can be one of:
  - `kEDMA_LinkNone`
  - `kEDMA_MinorLink`
  - `kEDMA_MajorLink`
- `linkedChannel` – The linked channel number.

```
static inline void EDMA_TcdSetBandWidth(edma_tcd_t *tcd, edma_bandwidth_t bandWidth)
```

Sets the bandwidth for the eDMA TCD.

@Note This API only supports EDMA4 TCD type. It can be used to support all types with extension API `EDMA_TcdSetBandWidthExt`

Because the eDMA processes the minor loop, it continuously generates read/write sequences until the minor count is exhausted. The bandwidth forces the eDMA to stall after the completion of each read/write access to control the bus request bandwidth seen by the crossbar switch.

### Parameters

- `tcd` – A pointer to the TCD structure.
- `bandWidth` – A bandwidth setting, which can be one of the following:
  - `kEDMABandwidthStallNone`
  - `kEDMABandwidthStall4Cycle`
  - `kEDMABandwidthStall8Cycle`

```
void EDMA_TcdSetModulo(edma_tcd_t *tcd, edma_modulo_t srcModulo, edma_modulo_t destModulo)
```

Sets the source modulo and the destination modulo for the eDMA TCD.

@Note This API only supports EDMA4 TCD type. It can be used to support all types with extension API `EDMA_TcdSetModuloExt`

This function defines a specific address range specified to be the value after  $(SADDR + SOFF)/(DADDR + DOFF)$  calculation is performed or the original register value. It provides the ability to implement a circular data queue easily.

### Parameters

- `tcd` – A pointer to the TCD structure.
- `srcModulo` – A source modulo value.
- `destModulo` – A destination modulo value.

```
static inline void EDMA_TcdEnableAutoStopRequest(edma_tcd_t *tcd, bool enable)
```

Sets the auto stop request for the eDMA TCD.

@Note This API only supports EDMA4 TCD type. It can be used to support all types with extension API `EDMA_TcdEnableAutoStopRequestExt`

If enabling the auto stop request, the eDMA hardware automatically disables the hardware channel request.

**Parameters**

- `tcd` – A pointer to the TCD structure.
- `enable` – The command to enable (true) or disable (false).

void EDMA\_TcdEnableInterrupts(*edma\_tcd\_t* \*tcd, uint32\_t mask)

Enables the interrupt source for the eDMA TCD.

@Note This API only supports EDMA4 TCD type. It can be used to support all types with extension API EDMA\_TcdEnableInterruptsExt

**Parameters**

- `tcd` – Point to the TCD structure.
- `mask` – The mask of interrupt source to be set. Users need to use the defined `edma_interrupt_enable_t` type.

void EDMA\_TcdDisableInterrupts(*edma\_tcd\_t* \*tcd, uint32\_t mask)

Disables the interrupt source for the eDMA TCD.

@Note This API only supports EDMA4 TCD type. It can be used to support all types with extension API EDMA\_TcdDisableInterruptsExt

**Parameters**

- `tcd` – Point to the TCD structure.
- `mask` – The mask of interrupt source to be set. Users need to use the defined `edma_interrupt_enable_t` type.

void EDMA\_TcdSetMajorOffsetConfig(*edma\_tcd\_t* \*tcd, int32\_t sourceOffset, int32\_t destOffset)

Configures the eDMA TCD major offset feature.

@Note This API only supports EDMA4 TCD type. It can be used to support all types with extension API EDMA\_TcdSetMajorOffsetConfigExt

Adjustment value added to the source address at the completion of the major iteration count

**Parameters**

- `tcd` – A point to the TCD structure.
- `sourceOffset` – source address offset will be applied to source address after major loop done.
- `destOffset` – destination address offset will be applied to source address after major loop done.

void EDMA\_ConfigChannelSoftwareTCDExt(*EDMA\_Type* \*base, *edma\_tcd\_t* \*tcd, const *edma\_transfer\_config\_t* \*transfer)

Sets TCD fields according to the user's channel transfer configuration structure, `edma_transfer_config_t`.

Application should be careful about the TCD pool buffer storage class,

- For the platform has cache, the software TCD should be put in non cache section
- The TCD pool buffer should have a consistent storage class.

---

**Note:** This function enables the auto stop request feature.

---

**Parameters**

- `base` – eDMA peripheral base address.
- `tcd` – Pointer to the TCD structure.

- transfer – channel transfer configuration pointer.

void EDMA\_TcdResetExt(*EDMA\_Type* \*base, *edma\_tcd\_t* \*tcd)

Sets all fields to default values for the TCD structure.

This function sets all fields for this TCD structure to default value.

---

**Note:** This function enables the auto stop request feature.

---

### Parameters

- base – eDMA peripheral base address.
- tcd – Pointer to the TCD structure.

void EDMA\_TcdSetTransferConfigExt(*EDMA\_Type* \*base, *edma\_tcd\_t* \*tcd, const *edma\_transfer\_config\_t* \*config, *edma\_tcd\_t* \*nextTcd)

Configures the eDMA TCD transfer attribute.

The TCD is a transfer control descriptor. The content of the TCD is the same as the hardware TCD registers. The TCD is used in the scatter-gather mode. This function configures the TCD transfer attribute, including source address, destination address, transfer size, address offset, and so on. It also configures the scatter gather feature if the user supplies the next TCD address. Example:

```
edma_transfer_t config = {  
...  
}  
edma_tcd_t tcd __aligned(32);  
edma_tcd_t nextTcd __aligned(32);  
EDMA_TcdSetTransferConfig(&tcd, &config, &nextTcd);
```

---

**Note:** TCD address should be 32 bytes aligned or it causes an eDMA error.

---

---

**Note:** If the nextTcd is not NULL, the scatter gather feature is enabled and DREQ bit is cleared in the previous transfer configuration, which is set in the EDMA\_TcdReset.

---

### Parameters

- base – eDMA peripheral base address.
- tcd – Pointer to the TCD structure.
- config – Pointer to eDMA transfer configuration structure.
- nextTcd – Pointer to the next TCD structure. It can be NULL if users do not want to enable scatter/gather feature.

void EDMA\_TcdSetMinorOffsetConfigExt(*EDMA\_Type* \*base, *edma\_tcd\_t* \*tcd, const *edma\_minor\_offset\_config\_t* \*config)

Configures the eDMA TCD minor offset feature.

A minor offset is a signed-extended value added to the source address or a destination address after each minor loop.

### Parameters

- base – eDMA peripheral base address.
- tcd – A point to the TCD structure.

- `config` – A pointer to the minor offset configuration structure.

```
void EDMA__TcdSetChannelLinkExt(EDMA_Type *base, edma_tcd_t *tcd,
                               edma_channel_link_type_t type, uint32_t linkedChannel)
```

Sets the channel link for the eDMA TCD.

This function configures either a minor link or a major link. The minor link means the channel link is triggered every time CITER decreases by 1. The major link means that the channel link is triggered when the CITER is exhausted.

---

**Note:** Users should ensure that DONE flag is cleared before calling this interface, or the configuration is invalid.

---

### Parameters

- `base` – eDMA peripheral base address.
- `tcd` – Point to the TCD structure.
- `type` – Channel link type, it can be one of:
  - `kEDMA_LinkNone`
  - `kEDMA_MinorLink`
  - `kEDMA_MajorLink`
- `linkedChannel` – The linked channel number.

```
static inline void EDMA__TcdSetBandWidthExt(EDMA_Type *base, edma_tcd_t *tcd,
                                             edma_bandwidth_t bandWidth)
```

Sets the bandwidth for the eDMA TCD.

Because the eDMA processes the minor loop, it continuously generates read/write sequences until the minor count is exhausted. The bandwidth forces the eDMA to stall after the completion of each read/write access to control the bus request bandwidth seen by the crossbar switch.

### Parameters

- `base` – eDMA peripheral base address.
- `tcd` – A pointer to the TCD structure.
- `bandWidth` – A bandwidth setting, which can be one of the following:
  - `kEDMABandwidthStallNone`
  - `kEDMABandwidthStall4Cycle`
  - `kEDMABandwidthStall8Cycle`

```
void EDMA__TcdSetModuloExt(EDMA_Type *base, edma_tcd_t *tcd, edma_modulo_t srcModulo,
                          edma_modulo_t destModulo)
```

Sets the source modulo and the destination modulo for the eDMA TCD.

This function defines a specific address range specified to be the value after (SADDR + SOFF)/(DADDR + DOFF) calculation is performed or the original register value. It provides the ability to implement a circular data queue easily.

### Parameters

- `base` – eDMA peripheral base address.
- `tcd` – A pointer to the TCD structure.
- `srcModulo` – A source modulo value.

- `destModulo` – A destination modulo value.

```
static inline void EDMA_TcdEnableAutoStopRequestExt(EDMA_Type *base, edma_tcd_t *tcd,  
                                                    bool enable)
```

Sets the auto stop request for the eDMA TCD.

If enabling the auto stop request, the eDMA hardware automatically disables the hardware channel request.

#### Parameters

- `base` – eDMA peripheral base address.
- `tcd` – A pointer to the TCD structure.
- `enable` – The command to enable (true) or disable (false).

```
void EDMA_TcdEnableInterruptsExt(EDMA_Type *base, edma_tcd_t *tcd, uint32_t mask)
```

Enables the interrupt source for the eDMA TCD.

#### Parameters

- `base` – eDMA peripheral base address.
- `tcd` – Point to the TCD structure.
- `mask` – The mask of interrupt source to be set. Users need to use the defined `edma_interrupt_enable_t` type.

```
void EDMA_TcdDisableInterruptsExt(EDMA_Type *base, edma_tcd_t *tcd, uint32_t mask)
```

Disables the interrupt source for the eDMA TCD.

#### Parameters

- `base` – eDMA peripheral base address.
- `tcd` – Point to the TCD structure.
- `mask` – The mask of interrupt source to be set. Users need to use the defined `edma_interrupt_enable_t` type.

```
void EDMA_TcdSetMajorOffsetConfigExt(EDMA_Type *base, edma_tcd_t *tcd, int32_t  
                                     sourceOffset, int32_t destOffset)
```

Configures the eDMA TCD major offset feature.

Adjustment value added to the source address at the completion of the major iteration count

#### Parameters

- `base` – eDMA peripheral base address.
- `tcd` – A point to the TCD structure.
- `sourceOffset` – source address offset will be applied to source address after major loop done.
- `destOffset` – destination address offset will be applied to source address after major loop done.

```
static inline void EDMA_EnableChannelRequest(EDMA_Type *base, uint32_t channel)
```

Enables the eDMA hardware channel request.

This function enables the hardware channel request.

#### Parameters

- `base` – eDMA peripheral base address.
- `channel` – eDMA channel number.

```
static inline void EDMA_DisableChannelRequest(EDMA_Type *base, uint32_t channel)
```

Disables the eDMA hardware channel request.

This function disables the hardware channel request.

#### Parameters

- base – eDMA peripheral base address.
- channel – eDMA channel number.

```
static inline void EDMA_TriggerChannelStart(EDMA_Type *base, uint32_t channel)
```

Starts the eDMA transfer by using the software trigger.

This function starts a minor loop transfer.

#### Parameters

- base – eDMA peripheral base address.
- channel – eDMA channel number.

```
uint32_t EDMA_GetRemainingMajorLoopCount(EDMA_Type *base, uint32_t channel)
```

Gets the remaining major loop count from the eDMA current channel TCD.

This function checks the TCD (Task Control Descriptor) status for a specified eDMA channel and returns the number of major loop count that has not finished.

---

**Note:** 1. This function can only be used to get unfinished major loop count of transfer without the next TCD, or it might be inaccuracy.

- The unfinished/remaining transfer bytes cannot be obtained directly from registers while the channel is running. Because to calculate the remaining bytes, the initial NBYTES configured in DMA\_TCDn\_NBYTES\_MLNO register is needed while the eDMA IP does not support getting it while a channel is active. In another word, the NBYTES value reading is always the actual (decrementing) NBYTES value the dma\_engine is working with while a channel is running. Consequently, to get the remaining transfer bytes, a software-saved initial value of NBYTES (for example copied before enabling the channel) is needed. The formula to calculate it is shown below: RemainingBytes = RemainingMajorLoopCount \* NBYTES(initially configured)
- 

#### Parameters

- base – eDMA peripheral base address.
- channel – eDMA channel number.

#### Returns

Major loop count which has not been transferred yet for the current TCD.

```
static inline uint32_t EDMA_GetErrorStatusFlags(EDMA_Type *base)
```

Gets the eDMA channel error status flags.

#### Parameters

- base – eDMA peripheral base address.

#### Returns

The mask of error status flags. Users need to use the `_edma_error_status_flags` type to decode the return variables.

```
uint32_t EDMA_GetChannelStatusFlags(EDMA_Type *base, uint32_t channel)
```

Gets the eDMA channel status flags.

#### Parameters

- base – eDMA peripheral base address.
- channel – eDMA channel number.

**Returns**

The mask of channel status flags. Users need to use the `_edma_channel_status_flags` type to decode the return variables.

```
void EDMA_ClearChannelStatusFlags(EDMA_Type *base, uint32_t channel, uint32_t mask)
```

Clears the eDMA channel status flags.

**Parameters**

- base – eDMA peripheral base address.
- channel – eDMA channel number.
- mask – The mask of channel status to be cleared. Users need to use the defined `_edma_channel_status_flags` type.

```
void EDMA_CreateHandle(edma_handle_t *handle, EDMA_Type *base, uint32_t channel)
```

Creates the eDMA handle.

This function is called if using the transactional API for eDMA. This function initializes the internal state of the eDMA handle.

**Parameters**

- handle – eDMA handle pointer. The eDMA handle stores callback function and parameters.
- base – eDMA peripheral base address.
- channel – eDMA channel number.

```
void EDMA_InstallTCDMemory(edma_handle_t *handle, edma_tcd_t *tcdPool, uint32_t tcdSize)
```

Installs the TCDs memory pool into the eDMA handle.

This function is called after the `EDMA_CreateHandle` to use scatter/gather feature. This function shall only be used while users need to use scatter gather mode. Scatter gather mode enables EDMA to load a new transfer control block (tcd) in hardware, and automatically reconfigure that DMA channel for a new transfer. Users need to prepare tcd memory and also configure tcds using interface `EDMA_SubmitTransfer`.

**Parameters**

- handle – eDMA handle pointer.
- tcdPool – A memory pool to store TCDs. It must be 32 bytes aligned.
- tcdSize – The number of TCD slots.

```
void EDMA_SetCallback(edma_handle_t *handle, edma_callback callback, void *userData)
```

Installs a callback function for the eDMA transfer.

This callback is called in the eDMA IRQ handler. Use the callback to do something after the current major loop transfer completes. This function will be called every time one tcd finished transfer.

**Parameters**

- handle – eDMA handle pointer.
- callback – eDMA callback function pointer.
- userData – A parameter for the callback function.

```
void EDMA__PrepareTransferConfig(edma_transfer_config_t *config, void *srcAddr, uint32_t  
    srcWidth, int16_t srcOffset, void *destAddr, uint32_t  
    destWidth, int16_t destOffset, uint32_t bytesEachRequest,  
    uint32_t transferBytes)
```

Prepares the eDMA transfer structure configurations.

This function prepares the transfer configuration structure according to the user input.

---

**Note:** The data address and the data width must be consistent. For example, if the SRC is 4 bytes, the source address must be 4 bytes aligned, or it results in source address error (SAE). User can check if 128 bytes support is available for specific instance by FSL\_FEATURE\_EDMA\_INSTANCE\_SUPPORT\_128\_BYTES\_TRANSFERn.

---

#### Parameters

- config – The user configuration structure of type `edma_transfer_t`.
- srcAddr – eDMA transfer source address.
- srcWidth – eDMA transfer source address width(bytes).
- srcOffset – source address offset.
- destAddr – eDMA transfer destination address.
- destWidth – eDMA transfer destination address width(bytes).
- destOffset – destination address offset.
- bytesEachRequest – eDMA transfer bytes per channel request.
- transferBytes – eDMA transfer bytes to be transferred.

```
void EDMA__PrepareTransfer(edma_transfer_config_t *config, void *srcAddr, uint32_t srcWidth,  
    void *destAddr, uint32_t destWidth, uint32_t bytesEachRequest,  
    uint32_t transferBytes, edma_transfer_type_t type)
```

Prepares the eDMA transfer structure.

This function prepares the transfer configuration structure according to the user input.

---

**Note:** The data address and the data width must be consistent. For example, if the SRC is 4 bytes, the source address must be 4 bytes aligned, or it results in source address error (SAE).

---

#### Parameters

- config – The user configuration structure of type `edma_transfer_t`.
- srcAddr – eDMA transfer source address.
- srcWidth – eDMA transfer source address width(bytes).
- destAddr – eDMA transfer destination address.
- destWidth – eDMA transfer destination address width(bytes).
- bytesEachRequest – eDMA transfer bytes per channel request.
- transferBytes – eDMA transfer bytes to be transferred.
- type – eDMA transfer type.

```
void EDMA__PrepareTransferTCD(edma_handle_t *handle, edma_tcd_t *tcd, void *srcAddr,
                             uint32_t srcWidth, int16_t srcOffset, void *destAddr, uint32_t
                             destWidth, int16_t destOffset, uint32_t bytesEachRequest,
                             uint32_t transferBytes, edma_tcd_t *nextTcd)
```

Prepares the eDMA transfer content descriptor.

This function prepares the transfer content descriptor structure according to the user input.

---

**Note:** The data address and the data width must be consistent. For example, if the SRC is 4 bytes, the source address must be 4 bytes aligned, or it results in source address error (SAE).

---

### Parameters

- handle – eDMA handle pointer.
- tcd – Pointer to eDMA transfer content descriptor structure.
- srcAddr – eDMA transfer source address.
- srcWidth – eDMA transfer source address width(bytes).
- srcOffset – source address offset.
- destAddr – eDMA transfer destination address.
- destWidth – eDMA transfer destination address width(bytes).
- destOffset – destination address offset.
- bytesEachRequest – eDMA transfer bytes per channel request.
- transferBytes – eDMA transfer bytes to be transferred.
- nextTcd – eDMA transfer linked TCD address.

```
status_t EDMA__SubmitTransferTCD(edma_handle_t *handle, edma_tcd_t *tcd)
```

Submits the eDMA transfer content descriptor.

This function submits the eDMA transfer request according to the transfer content descriptor. In scatter gather mode, call this function will add a configured tcd to the circular list of tcd pool. The tcd pools is setup by call function EDMA\_InstallTCDMemory before.

Typical user case:

a. submit single transfer

```
edma_tcd_t tcd;
EDMA__PrepareTransferTCD(handle, tcd, ...)
EDMA__SubmitTransferTCD(handle, tcd)
EDMA__StartTransfer(handle)
```

b. submit static link transfer,

```
edma_tcd_t tcd[2];
EDMA__PrepareTransferTCD(handle, &tcd[0], ...)
EDMA__PrepareTransferTCD(handle, &tcd[1], ...)
EDMA__SubmitTransferTCD(handle, &tcd[0])
EDMA__StartTransfer(handle)
```

c. submit dynamic link transfer

```
edma_tcd_t tcdpool[2];
EDMA__InstallTCDMemory(&g_DMA_Handle, tcdpool, 2);
edma_tcd_t tcd;
```

(continues on next page)

(continued from previous page)

```
EDMA_PrepareTransferTCD(handle, tcd, ...)
EDMA_SubmitTransferTCD(handle, tcd)
EDMA_PrepareTransferTCD(handle, tcd, ...)
EDMA_SubmitTransferTCD(handle, tcd)
EDMA_StartTransfer(handle)
```

#### d. submit loop transfer

```
edma_tcd_t tcd[2];
EDMA_PrepareTransferTCD(handle, &tcd[0], ..., &tcd[1])
EDMA_PrepareTransferTCD(handle, &tcd[1], ..., &tcd[0])
EDMA_SubmitTransferTCD(handle, &tcd[0])
EDMA_StartTransfer(handle)
```

#### Parameters

- handle – eDMA handle pointer.
- tcd – Pointer to eDMA transfer content descriptor structure.

#### Return values

- kStatus\_EDMA\_Success – It means submit transfer request succeed.
- kStatus\_EDMA\_QueueFull – It means TCD queue is full. Submit transfer request is not allowed.
- kStatus\_EDMA\_Busy – It means the given channel is busy, need to submit request later.

*status\_t* EDMA\_SubmitTransfer(*edma\_handle\_t* \*handle, const *edma\_transfer\_config\_t* \*config)

Submits the eDMA transfer request.

This function submits the eDMA transfer request according to the transfer configuration structure. In scatter gather mode, call this function will add a configured tcd to the circular list of tcd pool. The tcd pools is setup by call function EDMA\_InstallTCDMemory before.

#### Parameters

- handle – eDMA handle pointer.
- config – Pointer to eDMA transfer configuration structure.

#### Return values

- kStatus\_EDMA\_Success – It means submit transfer request succeed.
- kStatus\_EDMA\_QueueFull – It means TCD queue is full. Submit transfer request is not allowed.
- kStatus\_EDMA\_Busy – It means the given channel is busy, need to submit request later.

*status\_t* EDMA\_SubmitLoopTransfer(*edma\_handle\_t* \*handle, *edma\_transfer\_config\_t* \*transfer, *uint32\_t* transferLoopCount)

Submits the eDMA scatter gather transfer configurations.

The function is target for submit loop transfer request, the ring transfer request means that the transfer request TAIL is link to HEAD, such as, A->B->C->D->A, or A->A

To use the ring transfer feature, the application should allocate several transfer object, such as

```
edma_channel_transfer_config_t transfer[2];
EDMA_TransferSubmitLoopTransfer(psHandle, &transfer, 2U);
```

Then eDMA driver will link transfer[0] and transfer[1] to each other

---

**Note:** Application should check the return value of this function to avoid transfer request submit failed

---

### Parameters

- handle – eDMA handle pointer
- transfer – pointer to user's eDMA channel configure structure, see `edma_channel_transfer_config_t` for detail
- transferLoopCount – the count of the transfer ring, if loop count is 1, that means that the one will link to itself.

### Return values

- `kStatus_Success` – It means submit transfer request succeed
- `kStatus_EDMA_Busy` – channel is in busy status
- `kStatus_InvalidArgument` – Invalid Argument

`void EDMA_StartTransfer(edma_handle_t *handle)`

eDMA starts transfer.

This function enables the channel request. Users can call this function after submitting the transfer request or before submitting the transfer request.

### Parameters

- handle – eDMA handle pointer.

`void EDMA_StopTransfer(edma_handle_t *handle)`

eDMA stops transfer.

This function disables the channel request to pause the transfer. Users can call `EDMA_StartTransfer()` again to resume the transfer.

### Parameters

- handle – eDMA handle pointer.

`void EDMA_AbortTransfer(edma_handle_t *handle)`

eDMA aborts transfer.

This function disables the channel request and clear transfer status bits. Users can submit another transfer after calling this API.

### Parameters

- handle – DMA handle pointer.

`static inline uint32_t EDMA_GetUnusedTCDNumber(edma_handle_t *handle)`

Get unused TCD slot number.

This function gets current tcd index which is run. If the TCD pool pointer is NULL, it will return 0.

### Parameters

- handle – DMA handle pointer.

### Returns

The unused tcd slot number.

```
static inline uint32_t EDMA_GetNextTCDAddress(edma_handle_t *handle)
```

Get the next tcd address.

This function gets the next tcd address. If this is last TCD, return 0.

#### Parameters

- *handle* – DMA handle pointer.

#### Returns

The next TCD address.

```
void EDMA_HandleIRQ(edma_handle_t *handle)
```

eDMA IRQ handler for the current major loop transfer completion.

This function clears the channel major interrupt flag and calls the callback function if it is not NULL.

Note: For the case using TCD queue, when the major iteration count is exhausted, additional operations are performed. These include the final address adjustments and reloading of the BITER field into the CITER. Assertion of an optional interrupt request also occurs at this time, as does a possible fetch of a new TCD from memory using the scatter/gather address pointer included in the descriptor (if scatter/gather is enabled).

For instance, when the time interrupt of TCD[0] happens, the TCD[1] has already been loaded into the eDMA engine. As *sga* and *sga\_index* are calculated based on the *DLAST\_SGA* bitfield lies in the *TCD\_CSR* register, the *sga\_index* in this case should be 2 (*DLAST\_SGA* of TCD[1] stores the address of TCD[2]). Thus, the “*tcdUsed*” updated should be (*tcdUsed* - 2U) which indicates the number of TCDs can be loaded in the memory pool (because TCD[0] and TCD[1] have been loaded into the eDMA engine at this point already.).

For the last two continuous ISRs in a scatter/gather process, they both load the last TCD (The last ISR does not load a new TCD) from the memory pool to the eDMA engine when major loop completes. Therefore, ensure that the header and *tcdUsed* updated are identical for them. *tcdUsed* are both 0 in this case as no TCD to be loaded.

See the “eDMA basic data flow” in the eDMA Functional description section of the Reference Manual for further details.

#### Parameters

- *handle* – eDMA handle pointer.

```
FSL_EDMA_DRIVER_VERSION
```

eDMA driver version

Version 2.10.5.

```
_edma_transfer_status eDMA transfer status
```

*Values:*

```
enumerator kStatus_EDMA_QueueFull
```

TCD queue is full.

```
enumerator kStatus_EDMA_Busy
```

Channel is busy and can't handle the transfer request.

```
enum _edma_transfer_size
```

eDMA transfer configuration

*Values:*

```
enumerator kEDMA_TransferSize1Bytes
```

Source/Destination data transfer size is 1 byte every time

enumerator kEDMA\_TransferSize2Bytes

Source/Destination data transfer size is 2 bytes every time

enumerator kEDMA\_TransferSize4Bytes

Source/Destination data transfer size is 4 bytes every time

enumerator kEDMA\_TransferSize8Bytes

Source/Destination data transfer size is 8 bytes every time

enumerator kEDMA\_TransferSize16Bytes

Source/Destination data transfer size is 16 bytes every time

enumerator kEDMA\_TransferSize32Bytes

Source/Destination data transfer size is 32 bytes every time

enumerator kEDMA\_TransferSize64Bytes

Source/Destination data transfer size is 64 bytes every time

enumerator kEDMA\_TransferSize128Bytes

Source/Destination data transfer size is 128 bytes every time

enum \_edma\_modulo

eDMA modulo configuration

*Values:*

enumerator kEDMA\_ModuloDisable

Disable modulo

enumerator kEDMA\_Modulo2bytes

Circular buffer size is 2 bytes.

enumerator kEDMA\_Modulo4bytes

Circular buffer size is 4 bytes.

enumerator kEDMA\_Modulo8bytes

Circular buffer size is 8 bytes.

enumerator kEDMA\_Modulo16bytes

Circular buffer size is 16 bytes.

enumerator kEDMA\_Modulo32bytes

Circular buffer size is 32 bytes.

enumerator kEDMA\_Modulo64bytes

Circular buffer size is 64 bytes.

enumerator kEDMA\_Modulo128bytes

Circular buffer size is 128 bytes.

enumerator kEDMA\_Modulo256bytes

Circular buffer size is 256 bytes.

enumerator kEDMA\_Modulo512bytes

Circular buffer size is 512 bytes.

enumerator kEDMA\_Modulo1Kbytes

Circular buffer size is 1 K bytes.

enumerator kEDMA\_Modulo2Kbytes

Circular buffer size is 2 K bytes.

enumerator kEDMA\_Modulo4Kbytes  
Circular buffer size is 4 K bytes.

enumerator kEDMA\_Modulo8Kbytes  
Circular buffer size is 8 K bytes.

enumerator kEDMA\_Modulo16Kbytes  
Circular buffer size is 16 K bytes.

enumerator kEDMA\_Modulo32Kbytes  
Circular buffer size is 32 K bytes.

enumerator kEDMA\_Modulo64Kbytes  
Circular buffer size is 64 K bytes.

enumerator kEDMA\_Modulo128Kbytes  
Circular buffer size is 128 K bytes.

enumerator kEDMA\_Modulo256Kbytes  
Circular buffer size is 256 K bytes.

enumerator kEDMA\_Modulo512Kbytes  
Circular buffer size is 512 K bytes.

enumerator kEDMA\_Modulo1Mbytes  
Circular buffer size is 1 M bytes.

enumerator kEDMA\_Modulo2Mbytes  
Circular buffer size is 2 M bytes.

enumerator kEDMA\_Modulo4Mbytes  
Circular buffer size is 4 M bytes.

enumerator kEDMA\_Modulo8Mbytes  
Circular buffer size is 8 M bytes.

enumerator kEDMA\_Modulo16Mbytes  
Circular buffer size is 16 M bytes.

enumerator kEDMA\_Modulo32Mbytes  
Circular buffer size is 32 M bytes.

enumerator kEDMA\_Modulo64Mbytes  
Circular buffer size is 64 M bytes.

enumerator kEDMA\_Modulo128Mbytes  
Circular buffer size is 128 M bytes.

enumerator kEDMA\_Modulo256Mbytes  
Circular buffer size is 256 M bytes.

enumerator kEDMA\_Modulo512Mbytes  
Circular buffer size is 512 M bytes.

enumerator kEDMA\_Modulo1Gbytes  
Circular buffer size is 1 G bytes.

enumerator kEDMA\_Modulo2Gbytes  
Circular buffer size is 2 G bytes.

enum \_edma\_bandwidth  
Bandwidth control.

*Values:*

enumerator kEDMA\_BandwidthStallNone

No eDMA engine stalls.

enumerator kEDMA\_BandwidthStall4Cycle

eDMA engine stalls for 4 cycles after each read/write.

enumerator kEDMA\_BandwidthStall8Cycle

eDMA engine stalls for 8 cycles after each read/write.

enum \_edma\_channel\_link\_type

Channel link type.

*Values:*

enumerator kEDMA\_LinkNone

No channel link

enumerator kEDMA\_MinorLink

Channel link after each minor loop

enumerator kEDMA\_MajorLink

Channel link while major loop count exhausted

\_edma\_channel\_status\_flags eDMA channel status flags.

*Values:*

enumerator kEDMA\_DoneFlag

DONE flag, set while transfer finished, CITER value exhausted

enumerator kEDMA\_ErrorFlag

eDMA error flag, an error occurred in a transfer

enumerator kEDMA\_InterruptFlag

eDMA interrupt flag, set while an interrupt occurred of this channel

\_edma\_error\_status\_flags eDMA channel error status flags.

*Values:*

enumerator kEDMA\_DestinationBusErrorFlag

Bus error on destination address

enumerator kEDMA\_SourceBusErrorFlag

Bus error on the source address

enumerator kEDMA\_ScatterGatherErrorFlag

Error on the Scatter/Gather address, not 32byte aligned.

enumerator kEDMA\_NbytesErrorFlag

NBYTES/CITER configuration error

enumerator kEDMA\_DestinationOffsetErrorFlag

Destination offset not aligned with destination size

enumerator kEDMA\_DestinationAddressErrorFlag

Destination address not aligned with destination size

enumerator kEDMA\_SourceOffsetErrorFlag

Source offset not aligned with source size

enumerator kEDMA\_SourceAddressErrorFlag

Source address not aligned with source size

enumerator kEDMA\_ErrorChannelFlag

Error channel number of the cancelled channel number

enumerator kEDMA\_TransferCanceledFlag

Transfer cancelled

enumerator kEDMA\_ValidFlag

No error occurred, this bit is 0. Otherwise, it is 1.

\_edma\_interrupt\_enable eDMA interrupt source

*Values:*

enumerator kEDMA\_ErrorInterruptEnable

Enable interrupt while channel error occurs.

enumerator kEDMA\_MajorInterruptEnable

Enable interrupt while major count exhausted.

enumerator kEDMA\_HalfInterruptEnable

Enable interrupt while major count to half value.

enum \_edma\_transfer\_type

eDMA transfer type

*Values:*

enumerator kEDMA\_MemoryToMemory

Transfer from memory to memory

enumerator kEDMA\_PeripheralToMemory

Transfer from peripheral to memory

enumerator kEDMA\_MemoryToPeripheral

Transfer from memory to peripheral

enumerator kEDMA\_PeripheralToPeripheral

Transfer from Peripheral to peripheral

enum edma\_channel\_memory\_attribute

eDMA channel memory attribute

*Values:*

enumerator kEDMA\_ChannelNoWriteNoReadNoCacheNoBuffer

No write allocate, no read allocate, non-cacheable, non-bufferable.

enumerator kEDMA\_ChannelNoWriteNoReadNoCacheBufferable

No write allocate, no read allocate, non-cacheable, bufferable.

enumerator kEDMA\_ChannelNoWriteNoReadCacheableNoBuffer

No write allocate, no read allocate, cacheable, non-bufferable.

enumerator kEDMA\_ChannelNoWriteNoReadCacheableBufferable

No write allocate, no read allocate, cacheable, bufferable.

enumerator kEDMA\_ChannelNoWriteReadNoCacheNoBuffer

No write allocate, read allocate, non-cacheable, non-bufferable.

enumerator kEDMA\_ChannelNoWriteReadNoCacheBufferable  
No write allocate, read allocate, non-cacheable, bufferable.

enumerator kEDMA\_ChannelNoWriteReadCacheableNoBuffer  
No write allocate, read allocate, cacheable, non-bufferable.

enumerator kEDMA\_ChannelNoWriteReadCacheableBufferable  
No write allocate, read allocate, cacheable, bufferable.

enumerator kEDMA\_ChannelWriteNoReadNoCacheNoBuffer  
write allocate, no read allocate, non-cacheable, non-bufferable.

enumerator kEDMA\_ChannelWriteNoReadNoCacheBufferable  
write allocate, no read allocate, non-cacheable, bufferable.

enumerator kEDMA\_ChannelWriteNoReadCacheableNoBuffer  
write allocate, no read allocate, cacheable, non-bufferable.

enumerator kEDMA\_ChannelWriteNoReadCacheableBufferable  
write allocate, no read allocate, cacheable, bufferable.

enumerator kEDMA\_ChannelWriteReadNoCacheNoBuffer  
write allocate, read allocate, non-cacheable, non-bufferable.

enumerator kEDMA\_ChannelWriteReadNoCacheBufferable  
write allocate, read allocate, non-cacheable, bufferable.

enumerator kEDMA\_ChannelWriteReadCacheableNoBuffer  
write allocate, read allocate, cacheable, non-bufferable.

enumerator kEDMA\_ChannelWriteReadCacheableBufferable  
write allocate, read allocate, cacheable, bufferable.

enum \_edma\_channel\_swap\_size  
eDMA4 channel swap size

*Values:*

enumerator kEDMA\_ChannelSwapDisabled  
Swap is disabled.

enumerator kEDMA\_ChannelReadWith8bitSwap  
Swap occurs with respect to the read 8bit.

enumerator kEDMA\_ChannelReadWith16bitSwap  
Swap occurs with respect to the read 16bit.

enumerator kEDMA\_ChannelReadWith32bitSwap  
Swap occurs with respect to the read 32bit.

enumerator kEDMA\_ChannelWriteWith8bitSwap  
Swap occurs with respect to the write 8bit.

enumerator kEDMA\_ChannelWriteWith16bitSwap  
Swap occurs with respect to the write 16bit.

enumerator kEDMA\_ChannelWriteWith32bitSwap  
Swap occurs with respect to the write 32bit.

eDMA channel system bus information, \_edma\_channel\_sys\_bus\_info

*Values:*

enumerator `kEDMA_PrivilegedAccessLevel`  
Privileged Access Level for DMA transfers. 0b - User protection level; 1b - Privileged protection level.

enumerator `kEDMA_MasterId`  
DMA's master ID when channel is active and master ID replication is enabled.

enum `_edma_channel_access_type`  
eDMA4 channel access type

*Values:*

enumerator `kEDMA_ChannelDataAccess`  
Data access for eDMA4 transfers.

enumerator `kEDMA_ChannelInstructionAccess`  
Instruction access for eDMA4 transfers.

enum `_edma_channel_protection_level`  
eDMA4 channel protection level

*Values:*

enumerator `kEDMA_ChannelProtectionLevelUser`  
user protection level for eDMA transfers.

enumerator `kEDMA_ChannelProtectionLevelPrivileged`  
Privileged protection level eDMA transfers.

typedef enum `_edma_transfer_size` `edma_transfer_size_t`  
eDMA transfer configuration

typedef enum `_edma_modulo` `edma_modulo_t`  
eDMA modulo configuration

typedef enum `_edma_bandwidth` `edma_bandwidth_t`  
Bandwidth control.

typedef enum `_edma_channel_link_type` `edma_channel_link_type_t`  
Channel link type.

typedef enum `_edma_transfer_type` `edma_transfer_type_t`  
eDMA transfer type

typedef struct `_edma_channel_Preemption_config` `edma_channel_Preemption_config_t`  
eDMA channel priority configuration

typedef struct `_edma_minor_offset_config` `edma_minor_offset_config_t`  
eDMA minor offset configuration

typedef enum `edma_channel_memory_attribute` `edma_channel_memory_attribute_t`  
eDMA channel memory attribute

typedef enum `_edma_channel_swap_size` `edma_channel_swap_size_t`  
eDMA4 channel swap size

typedef enum `_edma_channel_access_type` `edma_channel_access_type_t`  
eDMA4 channel access type

typedef enum `_edma_channel_protection_level` `edma_channel_protection_level_t`  
eDMA4 channel protection level

typedef struct `_edma_channel_config` `edma_channel_config_t`  
eDMA4 channel configuration

```
typedef edma_core_tcd_t edma_tcd_t  
    eDMA TCD.
```

This structure is same as TCD register which is described in reference manual, and is used to configure the scatter/gather feature as a next hardware TCD.

```
typedef struct _edma_transfer_config edma_transfer_config_t  
    edma4 channel transfer configuration
```

The transfer configuration structure support full feature configuration of the transfer control descriptor.

1.To perform a simple transfer, below members should be initialized at least .srcAddr - source address .dstAddr - destination address .srcWidthOfEachTransfer - data width of source address .dstWidthOfEachTransfer - data width of destination address, normally it should be as same as srcWidthOfEachTransfer .bytesEachRequest - bytes to be transferred in each DMA request .totalBytes - total bytes to be transferred .srcOffsetOfEachTransfer - offset value in bytes unit to be applied to source address as each source read is completed .dstOffsetOfEachTransfer - offset value in bytes unit to be applied to destination address as each destination write is completed enablchannelRequest - channel request can be enabled together with transfer configure submission

2.The transfer configuration structure also support advance feature: Programmable source/destination address range(MODULO) Programmable minor loop offset Programmable major loop offset Programmable channel chain feature Programmable channel transfer control descriptor link feature

---

**Note:** User should pay attention to the transfer size alignment limitation

- a. the bytesEachRequest should align with the srcWidthOfEachTransfer and the dstWidthOfEachTransfer that is to say bytesEachRequest % srcWidthOfEachTransfer should be 0
  - b. the srcOffsetOfEachTransfer and dstOffsetOfEachTransfer must be aligne with transfer width
  - c. the totalBytes should align with the bytesEachRequest
  - d. the srcAddr should align with the srcWidthOfEachTransfer
  - e. the dstAddr should align with the dstWidthOfEachTransfer
  - f. the srcAddr should align with srcAddrModulo if modulo feature is enabled
  - g. the dstAddr should align with dstAddrModulo if modulo feature is enabled If anyone of above condition can not be satisfied, the edma4 interfaces will generate assert error.
- 

```
typedef struct _edma_config edma_config_t  
    eDMA global configuration structure.
```

```
typedef void (*edma_callback)(struct _edma_handle *handle, void *userData, bool transferDone,  
uint32_t tcDs)
```

Define callback function for eDMA.

This callback function is called in the EDMA interrupt handle. In normal mode, run into callback function means the transfer users need is done. In scatter gather mode, run into callback function means a transfer control block (tcd) is finished. Not all transfer finished, users can get the finished tcd numbers using interface EDMA\_GetUnusedTCDNumber.

#### **Param handle**

EDMA handle pointer, users shall not touch the values inside.

**Param userData**

The callback user parameter pointer. Users can use this parameter to involve things users need to change in EDMA callback function.

**Param transferDone**

If the current loaded transfer done. In normal mode it means if all transfer done. In scatter gather mode, this parameter shows is the current transfer block in EDMA register is done. As the load of core is different, it will be different if the new tcd loaded into EDMA registers while this callback called. If true, it always means new tcd still not loaded into registers, while false means new tcd already loaded into registers.

**Param tcDs**

How many tcDs are done from the last callback. This parameter only used in scatter gather mode. It tells user how many tcDs are finished between the last callback and this.

```
typedef struct _edma_handle edma_handle_t
    eDMA transfer handle structure
```

```
FSL_EDMA_DRIVER_EDMA4
    eDMA driver name
```

```
EDMA_ALLOCATE_TCD(name, number)
    Macro used for allocate edma TCD.
```

```
DMA_DCHPRI_INDEX(channel)
    Compute the offset unit from DCHPRI3.
```

```
struct _edma_channel_Preemption_config
    #include <fsl_edma.h> eDMA channel priority configuration
```

**Public Members**

```
bool enableChannelPreemption
    If true: a channel can be suspended by other channel with higher priority
```

```
bool enablePreemptAbility
    If true: a channel can suspend other channel with low priority
```

```
uint8_t channelPriority
    Channel priority
```

```
struct _edma_minor_offset_config
    #include <fsl_edma.h> eDMA minor offset configuration
```

**Public Members**

```
bool enableSrcMinorOffset
    Enable(true) or Disable(false) source minor loop offset.
```

```
bool enableDestMinorOffset
    Enable(true) or Disable(false) destination minor loop offset.
```

```
uint32_t minorOffset
    Offset for a minor loop mapping.
```

```
struct _edma_channel_config
    #include <fsl_edma.h> eDMA4 channel configuration
```

## Public Members

*edma\_channel\_Preemption\_config\_t* channelPreemptionConfig  
channel preemption configuration

*edma\_channel\_memory\_attribute\_t* channelReadMemoryAttribute  
channel memory read attribute configuration

*edma\_channel\_memory\_attribute\_t* channelWriteMemoryAttribute  
channel memory write attribute configuration

*edma\_channel\_swap\_size\_t* channelSwapSize  
channel swap size configuration

*edma\_channel\_access\_type\_t* channelAccessType  
channel access type configuration

*uint8\_t* channelDataSignExtensionBitPosition  
channel data sign extension bit position configuration

*uint32\_t* channelRequestSource  
hardware service request source for the channel

*bool* enableMasterIDReplication  
enable master ID replication

*edma\_channel\_protection\_level\_t* protectionLevel  
protection level

*struct \_edma\_transfer\_config*  
*#include <fsl\_edma.h>* edma4 channel transfer configuration

The transfer configuration structure support full feature configuration of the transfer control descriptor.

1.To perform a simple transfer, below members should be initialized at least .srcAddr - source address .dstAddr - destination address .srcWidthOfEachTransfer - data width of source address .dstWidthOfEachTransfer - data width of destination address, normally it should be as same as srcWidthOfEachTransfer .bytesEachRequest - bytes to be transferred in each DMA request .totalBytes - total bytes to be transferred .srcOffsetOfEachTransfer - offset value in bytes unit to be applied to source address as each source read is completed .dstOffsetOfEachTransfer - offset value in bytes unit to be applied to destination address as each destination write is completed enablchannelRequest - channel request can be enabled together with transfer configure submission

2.The transfer configuration structure also support advance feature: Programmable source/destination address range(MODULO) Programmable minor loop offset Programmable major loop offset Programmable channel chain feature Programmable channel transfer control descriptor link feature

---

**Note:** User should pay attention to the transfer size alignment limitation

- a. the bytesEachRequest should align with the srcWidthOfEachTransfer and the dstWidthOfEachTransfer that is to say bytesEachRequest % srcWidthOfEachTransfer should be 0
- b. the srcOffsetOfEachTransfer and dstOffsetOfEachTransfer must be aligne with transfer width
- c. the totalBytes should align with the bytesEachRequest
- d. the srcAddr should align with the srcWidthOfEachTransfer

- e. the `dstAddr` should align with the `dstWidthOfEachTransfer`
- f. the `srcAddr` should align with `srcAddrModulo` if modulo feature is enabled
- g. the `dstAddr` should align with `dstAddrModulo` if modulo feature is enabled If anyone of above condition can not be satisfied, the edma4 interfaces will generate assert error.

## Public Members

`uint32_t srcAddr`

Source data address.

`uint32_t destAddr`

Destination data address.

`edma_transfer_size_t srcTransferSize`

Source data transfer size.

`edma_transfer_size_t destTransferSize`

Destination data transfer size.

`int16_t srcOffset`

Sign-extended offset value in byte unit applied to the current source address to form the next-state value as each source read is completed

`int16_t destOffset`

Sign-extended offset value in byte unit applied to the current destination address to form the next-state value as each destination write is completed.

`uint32_t minorLoopBytes`

bytes in each minor loop or each request range:  $1 - (2^{30} - 1)$  when minor loop mapping is enabled range:  $1 - (2^{10} - 1)$  when minor loop mapping is enabled and source or dest minor loop offset is enabled range:  $1 - (2^{32} - 1)$  when minor loop mapping is disabled

`uint32_t majorLoopCounts`

minor loop counts in each major loop, should be 1 at least for each transfer range:  $(0 - (2^{15} - 1))$  when minor loop channel link is disabled range:  $(0 - (2^9 - 1))$  when minor loop channel link is enabled total bytes in a transfer = `minorLoopCountsEachMajorLoop * bytesEachMinorLoop`

`uint16_t enabledInterruptMask`

channel interrupt to enable, can be OR'ed value of `_edma_interrupt_enable`

`edma_modulo_t srcAddrModulo`

source circular data queue range

`int32_t srcMajorLoopOffset`

source major loop offset

`edma_modulo_t dstAddrModulo`

destination circular data queue range

`int32_t dstMajorLoopOffset`

destination major loop offset

`bool enableSrcMinorLoopOffset`

enable source minor loop offset

`bool enableDstMinorLoopOffset`

enable dest minor loop offset

`int32_t` minorLoopOffset  
burst offset, the offset will be applied after minor loop update

`bool` enableChannelMajorLoopLink  
channel link when major loop complete

`uint32_t` majorLoopLinkChannel  
major loop link channel number

`bool` enableChannelMinorLoopLink  
channel link when minor loop complete

`uint32_t` minorLoopLinkChannel  
minor loop link channel number

`edma_tcd_t` \*linkTCD  
pointer to the link transfer control descriptor

`struct` \_edma\_config  
*#include <fsl\_edma.h>* eDMA global configuration structure.

### Public Members

`bool` enableMasterIdReplication  
Enable (true) master ID replication. If Master ID replication is disabled, the privileged protection level (supervisor mode) for eDMA4 transfers is used.

`bool` enableGlobalChannelLink  
Enable(true) channel linking is available and controlled by each channel's link settings.

`bool` enableHaltOnError  
Enable (true) transfer halt on error. Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared.

`bool` enableDebugMode  
Enable(true) eDMA4 debug mode. When in debug mode, the eDMA4 stalls the start of a new channel. Executing channels are allowed to complete.

`bool` enableRoundRobinArbitration  
Enable(true) channel linking is available and controlled by each channel's link settings.

`edma_channel_config_t` \*channelConfig[1]  
channel preemption configuration

`struct` \_edma\_handle  
*#include <fsl\_edma.h>* eDMA transfer handle structure

### Public Members

`edma_callback` callback  
Callback function for major count exhausted.

`void` \*userData  
Callback function parameter.

`EDMA_ChannelType` \*channelBase  
eDMA peripheral channel base address.

`EDMA_Type` \*base  
eDMA peripheral base address

*EDMA\_TCDType* \*tcdBase  
eDMA peripheral tcd base address.

*edma\_tcd\_t* \*tcdPool  
Pointer to memory stored TCDs.

uint32\_t channel  
eDMA channel number.

volatile int8\_t header  
The first TCD index. Should point to the next TCD to be loaded into the eDMA engine.

volatile int8\_t tail  
The last TCD index. Should point to the next TCD to be stored into the memory pool.

volatile int8\_t tcdUsed  
The number of used TCD slots. Should reflect the number of TCDs can be used/loaded in the memory.

volatile int8\_t tcdSize  
The total number of TCD slots in the queue.

## 2.11 eDMA core Driver

enum \_edma\_tcd\_type  
eDMA tcd flag type

*Values:*

enumerator kEDMA\_EDMA4Flag  
Data access for eDMA4 transfers.

enumerator kEDMA\_EDMA5Flag  
Instruction access for eDMA4 transfers.

typedef struct *\_edma\_core\_mp* edma\_core\_mp\_t  
edma core channel structure definition

typedef struct *\_edma\_core\_channel* edma\_core\_channel\_t  
edma core channel structure definition

typedef enum *\_edma\_tcd\_type* edma\_tcd\_type\_t  
eDMA tcd flag type

typedef struct *\_edma5\_core\_tcd* edma5\_core\_tcd\_t  
edma5 core TCD structure definition

typedef struct *\_edma4\_core\_tcd* edma4\_core\_tcd\_t  
edma4 core TCD structure definition

typedef struct *\_edma\_core\_tcd* edma\_core\_tcd\_t  
edma core TCD structure definition

typedef *edma\_core\_channel\_t* EDMA\_ChannelType  
EDMA typedef.

typedef *edma\_core\_tcd\_t* EDMA\_TCDType

typedef void EDMA\_Type

DMA\_CORE\_MP\_CSR\_EDBG\_MASK  
DMA\_CORE\_MP\_CSR\_ERCA\_MASK  
DMA\_CORE\_MP\_CSR\_HAE\_MASK  
DMA\_CORE\_MP\_CSR\_HALT\_MASK  
DMA\_CORE\_MP\_CSR\_GCLC\_MASK  
DMA\_CORE\_MP\_CSR\_GMRC\_MASK  
DMA\_CORE\_MP\_CSR\_EDBG(x)  
DMA\_CORE\_MP\_CSR\_ERCA(x)  
DMA\_CORE\_MP\_CSR\_HAE(x)  
DMA\_CORE\_MP\_CSR\_HALT(x)  
DMA\_CORE\_MP\_CSR\_GCLC(x)  
DMA\_CORE\_MP\_CSR\_GMRC(x)  
DMA\_CSR\_INTMAJOR\_MASK  
DMA\_CSR\_INTHALF\_MASK  
DMA\_CSR\_DREQ\_MASK  
DMA\_CSR\_ESG\_MASK  
DMA\_CSR\_BWC\_MASK  
DMA\_CSR\_BWC(x)  
DMA\_CSR\_START\_MASK  
DMA\_CITER\_ELINKNO\_CITER\_MASK  
DMA\_BITER\_ELINKNO\_BITER\_MASK  
DMA\_CITER\_ELINKNO\_CITER\_SHIFT  
DMA\_CITER\_ELINKYES\_CITER\_MASK  
DMA\_CITER\_ELINKYES\_CITER\_SHIFT  
DMA\_ATTR\_SMOD\_MASK  
DMA\_ATTR\_DMOD\_MASK  
DMA\_CITER\_ELINKNO\_ELINK\_MASK  
DMA\_CSR\_MAJORELINK\_MASK  
DMA\_BITER\_ELINKYES\_ELINK\_MASK  
DMA\_CITER\_ELINKYES\_ELINK\_MASK  
DMA\_CSR\_MAJORLINKCH\_MASK  
DMA\_BITER\_ELINKYES\_LINKCH\_MASK  
DMA\_CITER\_ELINKYES\_LINKCH\_MASK

DMA\_NBYTES\_MLOFFYES\_MLOFF\_MASK  
DMA\_NBYTES\_MLOFFYES\_DMLOE\_MASK  
DMA\_NBYTES\_MLOFFYES\_SMLOE\_MASK  
DMA\_NBYTES\_MLOFFNO\_NBYTES\_MASK  
DMA\_ATTR\_DMOD(x)  
DMA\_ATTR\_SMOD(x)  
DMA\_BITER\_ELINKYES\_LINKCH(x)  
DMA\_CITER\_ELINKYES\_LINKCH(x)  
DMA\_NBYTES\_MLOFFYES\_MLOFF(x)  
DMA\_NBYTES\_MLOFFYES\_DMLOE(x)  
DMA\_NBYTES\_MLOFFYES\_SMLOE(x)  
DMA\_NBYTES\_MLOFFNO\_NBYTES(x)  
DMA\_NBYTES\_MLOFFYES\_NBYTES(x)  
DMA\_ATTR\_DSIZE(x)  
DMA\_ATTR\_SSIZE(x)  
DMA\_CSR\_DREQ(x)  
DMA\_CSR\_MAJORLINKCH(x)  
DMA\_CH\_MATTR\_WCACHE(x)  
DMA\_CH\_MATTR\_RCACHE(x)  
DMA\_CH\_CSR\_SIGNEXT\_MASK  
DMA\_CH\_CSR\_SIGNEXT\_SHIFT  
DMA\_CH\_CSR\_SWAP\_MASK  
DMA\_CH\_CSR\_SWAP\_SHIFT  
DMA\_CH\_SBR\_INSTR\_MASK  
DMA\_CH\_SBR\_INSTR\_SHIFT  
DMA\_CH\_MUX\_SOURCE(x)  
DMA\_ERR\_DBE\_FLAG  
    **DMA error flag.**  
DMA\_ERR\_SBE\_FLAG  
DMA\_ERR\_SGE\_FLAG  
DMA\_ERR\_NCE\_FLAG  
DMA\_ERR\_DOE\_FLAG  
DMA\_ERR\_DAE\_FLAG

DMA\_ERR\_SOE\_FLAG  
DMA\_ERR\_SAE\_FLAG  
DMA\_ERR\_ERRCHAN\_FLAG  
DMA\_ERR\_ECX\_FLAG  
DMA\_ERR\_FLAG  
DMA\_CLEAR\_DONE\_STATUS(base, channel)  
    get/clear DONE bit  
DMA\_GET\_DONE\_STATUS(base, channel)  
DMA\_ENABLE\_ERROR\_INT(base, channel)  
    enable/disable error interrupt  
DMA\_DISABLE\_ERROR\_INT(base, channel)  
DMA\_CLEAR\_ERROR\_STATUS(base, channel)  
    get/clear error status  
DMA\_GET\_ERROR\_STATUS(base, channel)  
DMA\_CLEAR\_INT\_STATUS(base, channel)  
    get/clear INT status  
DMA\_GET\_INT\_STATUS(base, channel)  
DMA\_ENABLE\_MAJOR\_INT(base, channel)  
    enable/disable MAJOR/HALF INT  
DMA\_ENABLE\_HALF\_INT(base, channel)  
DMA\_DISABLE\_MAJOR\_INT(base, channel)  
DMA\_DISABLE\_HALF\_INT(base, channel)  
EDMA\_TCD\_ALIGN\_SIZE  
    EDMA tcd align size.  
EDMA\_CORE\_BASE(base)  
    EDMA base address convert macro.  
EDMA\_MP\_BASE(base)  
EDMA\_CHANNEL\_BASE(base, channel)  
EDMA\_TCD\_BASE(base, channel)  
EDMA\_TCD\_TYPE(x)  
    EDMA TCD type macro.  
EDMA\_TCD\_SADDR(tcd, flag)  
    EDMA TCD address convert macro.  
EDMA\_TCD\_SOFF(tcd, flag)  
EDMA\_TCD\_ATTR(tcd, flag)  
EDMA\_TCD\_NBYTES(tcd, flag)  
EDMA\_TCD\_SLAST(tcd, flag)

EDMA\_TCD\_DADDR(tcd, flag)

EDMA\_TCD\_DOFF(tcd, flag)

EDMA\_TCD\_CITER(tcd, flag)

EDMA\_TCD\_DLAST\_SGA(tcd, flag)

EDMA\_TCD\_CSR(tcd, flag)

EDMA\_TCD\_BITER(tcd, flag)

struct \_edma\_core\_mp

*#include <fsl\_edma\_core.h>* edma core channel structure definition

### Public Members

\_\_IO uint32\_t MP\_CSR

Channel Control and Status, array offset: 0x10000, array step: 0x10000

\_\_IO uint32\_t MP\_ES

Channel Error Status, array offset: 0x10004, array step: 0x10000

struct \_edma\_core\_channel

*#include <fsl\_edma\_core.h>* edma core channel structure definition

### Public Members

\_\_IO uint32\_t CH\_CSR

Channel Control and Status, array offset: 0x10000, array step: 0x10000

\_\_IO uint32\_t CH\_ES

Channel Error Status, array offset: 0x10004, array step: 0x10000

\_\_IO uint32\_t CH\_INT

Channel Interrupt Status, array offset: 0x10008, array step: 0x10000

\_\_IO uint32\_t CH\_SBR

Channel System Bus, array offset: 0x1000C, array step: 0x10000

\_\_IO uint32\_t CH\_PRI

Channel Priority, array offset: 0x10010, array step: 0x10000

struct \_edma5\_core\_tcd

*#include <fsl\_edma\_core.h>* edma5 core TCD structure definition

### Public Members

\_\_IO uint32\_t SADDR

SADDR register, used to save source address

\_\_IO uint32\_t SADDR\_HIGH

SADDR HIGH register, used to save source address

\_\_IO uint16\_t SOFF

SOFF register, save offset bytes every transfer

\_\_IO uint16\_t ATTR

ATTR register, source/destination transfer size and modulo

\_\_IO uint32\_t NBYTES  
Nbytes register, minor loop length in bytes

\_\_IO uint32\_t SLAST  
SLAST register

\_\_IO uint32\_t SLAST\_SDA\_HIGH  
SLAST SDA HIGH register

\_\_IO uint32\_t DADDR  
DADDR register, used for destination address

\_\_IO uint32\_t DADDR\_HIGH  
DADDR HIGH register, used for destination address

\_\_IO uint32\_t DLAST\_SGA  
DLASTSGA register, next tcd address used in scatter-gather mode

\_\_IO uint32\_t DLAST\_SGA\_HIGH  
DLASTSGA HIGH register, next tcd address used in scatter-gather mode

\_\_IO uint16\_t DOFF  
DOFF register, used for destination offset

\_\_IO uint16\_t CITER  
CITER register, current minor loop numbers, for unfinished minor loop.

\_\_IO uint16\_t CSR  
CSR register, for TCD control status

\_\_IO uint16\_t BITER  
BITER register, begin minor loop count.

uint8\_t RESERVED[16]  
Aligned 64 bytes

struct \_edma4\_core\_tcd  
*#include <fsl\_edma\_core.h>* edma4 core TCD struture definition

### Public Members

\_\_IO uint32\_t SADDR  
SADDR register, used to save source address

\_\_IO uint16\_t SOFF  
SOFF register, save offset bytes every transfer

\_\_IO uint16\_t ATTR  
ATTR register, source/destination transfer size and modulo

\_\_IO uint32\_t NBYTES  
Nbytes register, minor loop length in bytes

\_\_IO uint32\_t SLAST  
SLAST register

\_\_IO uint32\_t DADDR  
DADDR register, used for destination address

\_\_IO uint16\_t DOFF  
DOFF register, used for destination offset

```

__IO uint16_t CITER
    CITER register, current minor loop numbers, for unfinished minor loop.
__IO uint32_t DLAST_SGA
    DLASTSGA register, next tcd address used in scatter-gather mode
__IO uint16_t CSR
    CSR register, for TCD control status
__IO uint16_t BITER
    BITER register, begin minor loop count.

```

```

struct _edma_core_tcd
    #include <fsl_edma_core.h> edma core TCD struture definition
union MP_REGS

```

### Public Members

```

struct _edma_core_mp EDMA5_REG
struct EDMA5_REG

```

### Public Members

```

__IO uint32_t MP_INT_LOW
    Channel Control and Status, array offset: 0x10008, array step: 0x10000
__I uint32_t MP_INT_HIGH
    Channel Control and Status, array offset: 0x1000C, array step: 0x10000
__I uint32_t MP_HRS_LOW
    Channel Control and Status, array offset: 0x10010, array step: 0x10000
__I uint32_t MP_HRS_HIGH
    Channel Control and Status, array offset: 0x10014, array step: 0x10000
__IO uint32_t MP_STOPCH
    Channel Control and Status, array offset: 0x10020, array step: 0x10000
__I uint32_t MP_SSR_LOW
    Channel Control and Status, array offset: 0x10030, array step: 0x10000
__I uint32_t MP_SSR_HIGH
    Channel Control and Status, array offset: 0x10034, array step: 0x10000
__IO uint32_t CH_GRPRI [64]
    Channel Control and Status, array offset: 0x10100, array step: 0x10000
__IO uint32_t CH_MUX [64]
    Channel Control and Status, array offset: 0x10200, array step: 0x10000
__IO uint32_t CH_PROT [64]
    Channel Control and Status, array offset: 0x10400, array step: 0x10000
union CH_REGS

```

### Public Members

struct *\_edma\_core\_channel* EDMA5\_REG

struct *\_edma\_core\_channel* EDMA4\_REG

struct EDMA5\_REG

### Public Members

\_\_IO uint32\_t CH\_MATTR

Memory Attributes Register, array offset: 0x10018, array step: 0x8000

struct EDMA4\_REG

### Public Members

\_\_IO uint32\_t CH\_MUX

Channel Multiplexor Configuration, array offset: 0x10014, array step: 0x10000

\_\_IO uint16\_t CH\_MATTR

Memory Attributes Register, array offset: 0x10018, array step: 0x8000

union TCD\_REGS

### Public Members

*edma4\_core\_tcd\_t* edma4\_tcd

## 2.12 eDMA soc Driver

FSL\_EDMA\_SOC\_DRIVER\_VERSION

Driver version 2.0.0.

FSL\_EDMA\_SOC\_IP\_DMA3

DMA IP version.

FSL\_EDMA\_SOC\_IP\_DMA4

EDMA\_BASE\_PTRS

DMA base table.

EDMA\_CHN\_IRQS

EDMA\_CHANNEL\_OFFSET

EDMA base address convert macro.

EDMA\_CHANNEL\_ARRAY\_STEPn(base, channel)

## 2.13 FlexCAN: Flex Controller Area Network Driver

## 2.14 FlexCAN Driver

bool FLEXCAN\_IsInstanceHasFDMode(CAN\_Type \*base)

Determine whether the FlexCAN instance support CAN FD mode at run time.

---

**Note:** Use this API only if different soc parts share the SOC part name macro define. Otherwise, a different SOC part name can be used to determine at compile time whether the FlexCAN instance supports CAN FD mode or not. If need use this API to determine if CAN FD mode is supported, the FLEXCAN\_Init function needs to be executed first, and then call this API and use the return to value determines whether to supports CAN FD mode, if return true, continue calling FLEXCAN\_FDInit to enable CAN FD mode.

---

#### Parameters

- base – FlexCAN peripheral base address.

#### Returns

return TRUE if instance support CAN FD mode, FALSE if instance only support classic CAN (2.0) mode.

void FLEXCAN\_EnterFreezeMode(CAN\_Type \*base)

Enter FlexCAN Freeze Mode.

This function makes the FlexCAN work under Freeze Mode.

#### Parameters

- base – FlexCAN peripheral base address.

void FLEXCAN\_ExitFreezeMode(CAN\_Type \*base)

Exit FlexCAN Freeze Mode.

This function makes the FlexCAN leave Freeze Mode.

#### Parameters

- base – FlexCAN peripheral base address.

uint32\_t FLEXCAN\_GetInstance(CAN\_Type \*base)

Get the FlexCAN instance from peripheral base address.

#### Parameters

- base – FlexCAN peripheral base address.

#### Returns

FlexCAN instance.

bool FLEXCAN\_CalculateImprovedTimingValues(CAN\_Type \*base, uint32\_t bitRate, uint32\_t sourceClock\_Hz, flexcan\_timing\_config\_t \*pTimingConfig)

Calculates the improved timing values by specific bit Rates for classical CAN.

This function use to calculates the Classical CAN timing values according to the given bit rate. The Calculated timing values will be set in CTRL1/CBT/ENCBT register. The calculation is based on the recommendation of the CiA 301 v4.2.0 and previous version document.

#### Parameters

- base – FlexCAN peripheral base address.
- bitRate – The classical CAN speed in bps defined by user, should be less than or equal to 1Mbps.
- sourceClock\_Hz – The Source clock frequency in Hz.
- pTimingConfig – Pointer to the FlexCAN timing configuration structure.

**Returns**

TRUE if timing configuration found, FALSE if failed to find configuration.

void FLEXCAN\_Init(CAN\_Type \*base, const *flexcan\_config\_t* \*pConfig, uint32\_t sourceClock\_Hz)  
Initializes a FlexCAN instance.

This function initializes the FlexCAN module with user-defined settings. This example shows how to set up the *flexcan\_config\_t* parameters and how to call the FLEXCAN\_Init function by passing in these parameters.

```
flexcan_config_t flexcanConfig;
flexcanConfig.clkSrc      = kFLEXCAN_ClkSrc0;
flexcanConfig.bitRate    = 1000000U;
flexcanConfig.maxMbNum   = 16;
flexcanConfig.enableLoopBack = false;
flexcanConfig.enableSelfWakeup = false;
flexcanConfig.enableIndividMask = false;
flexcanConfig.enableDoze = false;
flexcanConfig.disableSelfReception = false;
flexcanConfig.enableListenOnlyMode = false;
flexcanConfig.timingConfig = timingConfig;
FLEXCAN_Init(CAN0, &flexcanConfig, 4000000UL);
```

**Parameters**

- base – FlexCAN peripheral base address.
- pConfig – Pointer to the user-defined configuration structure.
- sourceClock\_Hz – FlexCAN Protocol Engine clock source frequency in Hz.

bool FLEXCAN\_FDCalculateImprovedTimingValues(CAN\_Type \*base, uint32\_t bitRate, uint32\_t bitRateFD, uint32\_t sourceClock\_Hz, *flexcan\_timing\_config\_t* \*pTimingConfig)

Calculates the improved timing values by specific bit rates for CANFD.

This function use to calculates the CANFD timing values according to the given nominal phase bit rate and data phase bit rate. The Calculated timing values will be set in CBT/ENCBT and FDCBT/EDCBT registers. The calculation is based on the recommendation of the CiA 1301 v1.0.0 document.

**Parameters**

- base – FlexCAN peripheral base address.
- bitRate – The CANFD bus control speed in bps defined by user.
- bitRateFD – The CAN FD data phase speed in bps defined by user. Equal to bitRate means disable bit rate switching.
- sourceClock\_Hz – The Source clock frequency in Hz.
- pTimingConfig – Pointer to the FlexCAN timing configuration structure.

**Returns**

TRUE if timing configuration found, FALSE if failed to find configuration

void FLEXCAN\_FDInit(CAN\_Type \*base, const *flexcan\_config\_t* \*pConfig, uint32\_t sourceClock\_Hz, *flexcan\_mb\_size\_t* dataSize, bool brs)

Initializes a FlexCAN instance.

This function initializes the FlexCAN module with user-defined settings. This example shows how to set up the *flexcan\_config\_t* parameters and how to call the FLEXCAN\_FDInit function by passing in these parameters.

```

flexcan_config_t flexcanConfig;
flexcanConfig.clkSrc      = kFLEXCAN_ClkSrc0;
flexcanConfig.bitRate    = 1000000U;
flexcanConfig.bitRateFD  = 2000000U;
flexcanConfig.maxMbNum   = 16;
flexcanConfig.enableLoopBack = false;
flexcanConfig.enableSelfWakeup = false;
flexcanConfig.enableIndividMask = false;
flexcanConfig.disableSelfReception = false;
flexcanConfig.enableListenOnlyMode = false;
flexcanConfig.enableDoze = false;
flexcanConfig.timingConfig = timingConfig;
FLEXCAN_FDInit(CAN0, &flexcanConfig, 8000000UL, kFLEXCAN_16BperMB, true);

```

### Parameters

- base – FlexCAN peripheral base address.
- pConfig – Pointer to the user-defined configuration structure.
- sourceClock\_Hz – FlexCAN Protocol Engine clock source frequency in Hz.
- dataSize – FlexCAN Message Buffer payload size. The actual transmitted or received CAN FD frame data size needs to be less than or equal to this value.
- brs – True if bit rate switch is enabled in FD mode.

void FLEXCAN\_Deinit(CAN\_Type \*base)

De-initializes a FlexCAN instance.

This function disables the FlexCAN module clock and sets all register values to the reset value.

### Parameters

- base – FlexCAN peripheral base address.

void FLEXCAN\_GetDefaultConfig(*flexcan\_config\_t* \*pConfig)

Gets the default configuration structure.

This function initializes the FlexCAN configuration structure to default values. The default values are as follows. `flexcanConfig->clkSrc = kFLEXCAN_ClkSrc0;` `flexcanConfig->bitRate = 1000000U;` `flexcanConfig->bitRateFD = 2000000U;` `flexcanConfig->maxMbNum = 16;` `flexcanConfig->enableLoopBack = false;` `flexcanConfig->enableSelfWakeup = false;` `flexcanConfig->enableIndividMask = false;` `flexcanConfig->disableSelfReception = false;` `flexcanConfig->enableListenOnlyMode = false;` `flexcanConfig->enableDoze = false;` `flexcanConfig->enablePretendedeNetworking = false;` `flexcanConfig->enableMemoryErrorControl = true;` `flexcanConfig->enableNonCorrectableErrorEnterFreeze = true;` `flexcanConfig->enableTransceiverDelayMeasure = true;` `flexcanConfig->enableRemoteRequestFrameStored = true;` `flexcanConfig->payloadEndianness = kFLEXCAN_bigEndian;` `flexcanConfig.timingConfig = timingConfig;`

### Parameters

- pConfig – Pointer to the FlexCAN configuration structure.

void FLEXCAN\_SetTimingConfig(CAN\_Type \*base, const *flexcan\_timing\_config\_t* \*pConfig)

Sets the FlexCAN classical CAN protocol timing characteristic.

This function gives user settings to classical CAN or CAN FD nominal phase timing characteristic. The function is for an experienced user. For less experienced users, call the `FLEXCAN_SetBitRate()` instead.

---

**Note:** Calling FLEXCAN\_SetTimingConfig() overrides the bit rate set in FLEXCAN\_Init() or FLEXCAN\_SetBitRate().

---

### Parameters

- base – FlexCAN peripheral base address.
- pConfig – Pointer to the timing configuration structure.

*status\_t* FLEXCAN\_SetBitRate(CAN\_Type \*base, uint32\_t sourceClock\_Hz, uint32\_t bitRate\_Bps)  
Set bit rate of FlexCAN classical CAN frame or CAN FD frame nominal phase.

This function set the bit rate of classical CAN frame or CAN FD frame nominal phase base on FLEXCAN\_CalculateImprovedTimingValues() API calculated timing values.

---

**Note:** Calling FLEXCAN\_SetBitRate() overrides the bit rate set in FLEXCAN\_Init().

---

### Parameters

- base – FlexCAN peripheral base address.
- sourceClock\_Hz – Source Clock in Hz.
- bitRate\_Bps – Bit rate in Bps.

### Returns

kStatus\_Success - Set CAN baud rate (only Nominal phase) successfully.

void FLEXCAN\_SetFDTimingConfig(CAN\_Type \*base, const *flexcan\_timing\_config\_t* \*pConfig)  
Sets the FlexCAN CANFD data phase timing characteristic.

This function gives user settings to CANFD data phase timing characteristic. The function is for an experienced user. For less experienced users, call the FLEXCAN\_SetFDBitRate() to set both Nominal/Data bit Rate instead.

---

**Note:** Calling FLEXCAN\_SetFDTimingConfig() overrides the data phase bit rate set in FLEXCAN\_FDInit()/FLEXCAN\_SetFDBitRate().

---

### Parameters

- base – FlexCAN peripheral base address.
- pConfig – Pointer to the timing configuration structure.

*status\_t* FLEXCAN\_SetFDBitRate(CAN\_Type \*base, uint32\_t sourceClock\_Hz, uint32\_t bitRateN\_Bps, uint32\_t bitRateD\_Bps)

Set bit rate of FlexCAN FD frame.

This function set the baud rate of FLEXCAN FD base on FLEXCAN\_FDCalculateImprovedTimingValues() API calculated timing values.

### Parameters

- base – FlexCAN peripheral base address.
- sourceClock\_Hz – Source Clock in Hz.
- bitRateN\_Bps – Nominal bit Rate in Bps.
- bitRateD\_Bps – Data bit Rate in Bps.

**Returns**

kStatus\_Success - Set CAN FD bit rate (include Nominal and Data phase) successfully.

```
void FLEXCAN_SetRxMbGlobalMask(CAN_Type *base, uint32_t mask)
```

Sets the FlexCAN receive message buffer global mask.

This function sets the global mask for the FlexCAN message buffer in a matching process. The configuration is only effective when the Rx individual mask is disabled in the FLEXCAN\_Init().

**Parameters**

- base – FlexCAN peripheral base address.
- mask – Rx Message Buffer Global Mask value.

```
void FLEXCAN_SetRxFifoGlobalMask(CAN_Type *base, uint32_t mask)
```

Sets the FlexCAN receive FIFO global mask.

This function sets the global mask for FlexCAN FIFO in a matching process.

**Parameters**

- base – FlexCAN peripheral base address.
- mask – Rx Fifo Global Mask value.

```
void FLEXCAN_SetRxIndividualMask(CAN_Type *base, uint8_t maskIdx, uint32_t mask)
```

Sets the FlexCAN receive individual mask.

This function sets the individual mask for the FlexCAN matching process. The configuration is only effective when the Rx individual mask is enabled in the FLEXCAN\_Init(). If the Rx FIFO is disabled, the individual mask is applied to the corresponding Message Buffer. If the Rx FIFO is enabled, the individual mask for Rx FIFO occupied Message Buffer is applied to the Rx Filter with the same index. Note that only the first 32 individual masks can be used as the Rx FIFO filter mask.

**Parameters**

- base – FlexCAN peripheral base address.
- maskIdx – The Index of individual Mask.
- mask – Rx Individual Mask value.

```
void FLEXCAN_SetTxMbConfig(CAN_Type *base, uint8_t mbIdx, bool enable)
```

Configures a FlexCAN transmit message buffer.

This function aborts the previous transmission, cleans the Message Buffer, and configures it as a Transmit Message Buffer.

**Parameters**

- base – FlexCAN peripheral base address.
- mbIdx – The Message Buffer index.
- enable – Enable/disable Tx Message Buffer.
  - true: Enable Tx Message Buffer.
  - false: Disable Tx Message Buffer.

```
void FLEXCAN_SetRxMbConfig(CAN_Type *base, uint8_t mbIdx, const flexcan_rx_mb_config_t *pRxMbConfig, bool enable)
```

Configures a FlexCAN Receive Message Buffer.

This function cleans a FlexCAN build-in Message Buffer and configures it as a Receive Message Buffer. User should invoke this API when CTRL2[RRS]=1. When CTRL2[RRS]=1, frame's

ID is compared to the IDs of the receive mailboxes with the CODE field configured as kFLEXCAN\_RxMbEmpty, kFLEXCAN\_RxMbFull or kFLEXCAN\_RxMbOverrun. Message buffer will store the remote frame in the same fashion of a data frame. No automatic remote response frame will be generated. User need to setup another message buffer to respond remote request.

#### Parameters

- base – FlexCAN peripheral base address.
- mbIdx – The Message Buffer index.
- pRxMbConfig – Pointer to the FlexCAN Message Buffer configuration structure.
- enable – Enable/disable Rx Message Buffer.
  - true: Enable Rx Message Buffer.
  - false: Disable Rx Message Buffer.

```
void FLEXCAN_SetFDTxMbConfig(CAN_Type *base, uint8_t mbIdx, bool enable)
```

Configures a FlexCAN transmit message buffer.

This function aborts the previous transmission, cleans the Message Buffer, and configures it as a Transmit Message Buffer.

#### Parameters

- base – FlexCAN peripheral base address.
- mbIdx – The Message Buffer index.
- enable – Enable/disable Tx Message Buffer.
  - true: Enable Tx Message Buffer.
  - false: Disable Tx Message Buffer.

```
void FLEXCAN_SetFDRxMbConfig(CAN_Type *base, uint8_t mbIdx, const  
flexcan_rx_mb_config_t *pRxMbConfig, bool enable)
```

Configures a FlexCAN Receive Message Buffer.

This function cleans a FlexCAN build-in Message Buffer and configures it as a Receive Message Buffer.

#### Parameters

- base – FlexCAN peripheral base address.
- mbIdx – The Message Buffer index.
- pRxMbConfig – Pointer to the FlexCAN Message Buffer configuration structure.
- enable – Enable/disable Rx Message Buffer.
  - true: Enable Rx Message Buffer.
  - false: Disable Rx Message Buffer.

```
void FLEXCAN_SetRemoteResponseMbConfig(CAN_Type *base, uint8_t mbIdx, const  
flexcan_frame_t *pFrame)
```

Configures a FlexCAN Remote Response Message Buffer.

User should invoke this API when CTRL2[RRS]=0. When CTRL2[RRS]=0, frame's ID is compared to the IDs of the receive mailboxes with the CODE field configured as kFLEXCAN\_RxMbRanswer. If there is a matching ID, then this mailbox content will be transmitted as response. The received remote request frame is not stored in receive buffer. It is only used to trigger a transmission of a frame in response.

**Parameters**

- base – FlexCAN peripheral base address.
- mbIdx – The Message Buffer index.
- pFrame – Pointer to CAN message frame structure for response.

```
void FLEXCAN_SetRxFifoConfig(CAN_Type *base, const flexcan_rx_fifo_config_t *pRxFifoConfig,
                             bool enable)
```

Configures the FlexCAN Legacy Rx FIFO.

This function configures the FlexCAN Rx FIFO with given configuration.

---

**Note:** Legacy Rx FIFO only can receive classic CAN message.

---

**Parameters**

- base – FlexCAN peripheral base address.
- pRxFifoConfig – Pointer to the FlexCAN Legacy Rx FIFO configuration structure. Can be NULL when enable parameter is false.
- enable – Enable/disable Legacy Rx FIFO.
  - true: Enable Legacy Rx FIFO.
  - false: Disable Legacy Rx FIFO.

```
void FLEXCAN_SetEnhancedRxFifoConfig(CAN_Type *base, const
                                     flexcan_enhanced_rx_fifo_config_t *pConfig, bool
                                     enable)
```

Configures the FlexCAN Enhanced Rx FIFO.

This function configures the Enhanced Rx FIFO with given configuration.

---

**Note:** Enhanced Rx FIFO support receive classic CAN or CAN FD messages, Legacy Rx FIFO and Enhanced Rx FIFO cannot be enabled at the same time.

---

**Parameters**

- base – FlexCAN peripheral base address.
- pConfig – Pointer to the FlexCAN Enhanced Rx FIFO configuration structure. Can be NULL when enable parameter is false.
- enable – Enable/disable Enhanced Rx FIFO.
  - true: Enable Enhanced Rx FIFO.
  - false: Disable Enhanced Rx FIFO.

```
void FLEXCAN_SetPNConfig(CAN_Type *base, const flexcan_pn_config_t *pConfig)
```

Configures the FlexCAN Pretended Networking mode.

This function configures the FlexCAN Pretended Networking mode with given configuration.

**Parameters**

- base – FlexCAN peripheral base address.
- pConfig – Pointer to the FlexCAN Rx FIFO configuration structure.

```
static inline uint64_t FLEXCAN_GetStatusFlags(CAN_Type *base)
```

Gets the FlexCAN module interrupt flags.

This function gets all FlexCAN status flags. The flags are returned as the logical OR value of the enumerators `_flexcan_flags`. To check the specific status, compare the return value with enumerators in `_flexcan_flags`.

#### Parameters

- `base` – FlexCAN peripheral base address.

#### Returns

FlexCAN status flags which are ORed by the enumerators in the `_flexcan_flags`.

```
static inline void FLEXCAN_ClearStatusFlags(CAN_Type *base, uint64_t mask)
```

Clears status flags with the provided mask.

This function clears the FlexCAN status flags with a provided mask. An automatically cleared flag can't be cleared by this function.

#### Parameters

- `base` – FlexCAN peripheral base address.
- `mask` – The status flags to be cleared, it is logical OR value of `_flexcan_flags`.

```
static inline void FLEXCAN_GetBusErrCount(CAN_Type *base, uint8_t *txErrBuf, uint8_t *rxErrBuf)
```

Gets the FlexCAN Bus Error Counter value.

This function gets the FlexCAN Bus Error Counter value for both Tx and Rx direction. These values may be needed in the upper layer error handling.

#### Parameters

- `base` – FlexCAN peripheral base address.
- `txErrBuf` – Buffer to store Tx Error Counter value.
- `rxErrBuf` – Buffer to store Rx Error Counter value.

```
static inline uint64_t FLEXCAN_GetMbStatusFlags(CAN_Type *base, uint64_t mask)
```

Gets the FlexCAN low 64 Message Buffer interrupt flags.

This function gets the interrupt flags of a given Message Buffers.

#### Parameters

- `base` – FlexCAN peripheral base address.
- `mask` – The ORed FlexCAN Message Buffer mask.

#### Returns

The status of given Message Buffers.

```
static inline uint64_t FLEXCAN_GetHigh64MbStatusFlags(CAN_Type *base, uint64_t mask)
```

Gets the FlexCAN High 64 Message Buffer interrupt flags.

Valid only if the number of available MBs exceeds 64.

#### Parameters

- `base` – FlexCAN peripheral base address.
- `mask` – The ORed FlexCAN Message Buffer mask.

#### Returns

The status of given Message Buffers.

```
static inline void FLEXCAN_ClearMbStatusFlags(CAN_Type *base, uint64_t mask)
```

Clears the FlexCAN low 64 Message Buffer interrupt flags.

This function clears the interrupt flags of a given Message Buffers.

#### Parameters

- base – FlexCAN peripheral base address.
- mask – The ORed FlexCAN Message Buffer mask.

```
static inline void FLEXCAN_ClearHigh64MbStatusFlags(CAN_Type *base, uint64_t mask)
```

Clears the FlexCAN High 64 Message Buffer interrupt flags.

Valid only if the number of available MBs exceeds 64.

#### Parameters

- base – FlexCAN peripheral base address.
- mask – The ORed FlexCAN Message Buffer mask.

```
void FLEXCAN_GetMemoryErrorReportStatus(CAN_Type *base,
                                         flexcan_memory_error_report_status_t
                                         *errorStatus)
```

Gets the FlexCAN Memory Error Report registers status.

This function gets the FlexCAN Memory Error Report registers status.

#### Parameters

- base – FlexCAN peripheral base address.
- errorStatus – Pointer to FlexCAN Memory Error Report registers status structure.

```
static inline uint8_t FLEXCAN_GetPNMatchCount(CAN_Type *base)
```

Gets the FlexCAN Number of Matches when in Pretended Networking.

This function gets the number of times a given message has matched the predefined filtering criteria for ID and/or PL before a wakeup event.

#### Parameters

- base – FlexCAN peripheral base address.

#### Returns

The number of received wake up messages.

```
static inline uint32_t FLEXCAN_GetEnhancedFifoDataCount(CAN_Type *base)
```

Gets the number of FlexCAN Enhanced Rx FIFO available frames.

This function gets the number of CAN messages stored in the Enhanced Rx FIFO.

#### Parameters

- base – FlexCAN peripheral base address.

#### Returns

The number of available CAN messages stored in the Enhanced Rx FIFO.

```
static inline void FLEXCAN_EnableInterrupts(CAN_Type *base, uint64_t mask)
```

Enables FlexCAN interrupts according to the provided mask.

This function enables the FlexCAN interrupts according to the provided mask. The mask is a logical OR of enumeration members, see `_flexcan_interrupt_enable`.

#### Parameters

- base – FlexCAN peripheral base address.

- mask – The interrupts to enable. Logical OR of `_flexcan_interrupt_enable`.

`static inline void FLEXCAN_DisableInterrupts(CAN_Type *base, uint64_t mask)`

Disables FlexCAN interrupts according to the provided mask.

This function disables the FlexCAN interrupts according to the provided mask. The mask is a logical OR of enumeration members, see `_flexcan_interrupt_enable`.

#### Parameters

- base – FlexCAN peripheral base address.
- mask – The interrupts to disable. Logical OR of `_flexcan_interrupt_enable`.

`static inline void FLEXCAN_EnableMbInterrupts(CAN_Type *base, uint64_t mask)`

Enables FlexCAN low 64 Message Buffer interrupts.

This function enables the interrupts of given Message Buffers.

#### Parameters

- base – FlexCAN peripheral base address.
- mask – The ORed FlexCAN Message Buffer mask.

`static inline void FLEXCAN_EnableHigh64MbInterrupts(CAN_Type *base, uint64_t mask)`

Enables FlexCAN high 64 Message Buffer interrupts.

Valid only if the number of available MBs exceeds 64.

#### Parameters

- base – FlexCAN peripheral base address.
- mask – The ORed FlexCAN Message Buffer mask.

`static inline void FLEXCAN_DisableMbInterrupts(CAN_Type *base, uint64_t mask)`

Disables FlexCAN low 64 Message Buffer interrupts.

This function disables the interrupts of given Message Buffers.

#### Parameters

- base – FlexCAN peripheral base address.
- mask – The ORed FlexCAN Message Buffer mask.

`static inline void FLEXCAN_DisableHigh64MbInterrupts(CAN_Type *base, uint64_t mask)`

Disables FlexCAN high 64 Message Buffer interrupts.

Valid only if the number of available MBs exceeds 64.

#### Parameters

- base – FlexCAN peripheral base address.
- mask – The ORed FlexCAN Message Buffer mask.

`void FLEXCAN_EnableRxFifoDMA(CAN_Type *base, bool enable)`

Enables or disables the FlexCAN Rx FIFO DMA request.

This function enables or disables the DMA feature of FlexCAN build-in Rx FIFO.

#### Parameters

- base – FlexCAN peripheral base address.
- enable – true to enable, false to disable.

```
static inline uintptr_t FLEXCAN_GetRxFifoHeadAddr(CAN_Type *base)
```

Gets the Rx FIFO Head address.

This function returns the FlexCAN Rx FIFO Head address, which is mainly used for the DMA/eDMA use case.

#### Parameters

- base – FlexCAN peripheral base address.

#### Returns

FlexCAN Rx FIFO Head address.

```
static inline void FLEXCAN_Enable(CAN_Type *base, bool enable)
```

Enables or disables the FlexCAN module operation.

This function enables or disables the FlexCAN module.

#### Parameters

- base – FlexCAN base pointer.
- enable – true to enable, false to disable.

```
status_t FLEXCAN_WriteTxMb(CAN_Type *base, uint8_t mbIdx, const flexcan_frame_t *pTxFrame)
```

Writes a FlexCAN Message to the Transmit Message Buffer.

This function writes a CAN Message to the specified Transmit Message Buffer and changes the Message Buffer state to start CAN Message transmit. After that the function returns immediately.

#### Parameters

- base – FlexCAN peripheral base address.
- mbIdx – The FlexCAN Message Buffer index.
- pTxFrame – Pointer to CAN message frame to be sent.

#### Return values

- kStatus\_Success – Write Tx Message Buffer Successfully.
- kStatus\_Fail – Tx Message Buffer is currently in use.

```
status_t FLEXCAN_ReadRxMb(CAN_Type *base, uint8_t mbIdx, flexcan_frame_t *pRxFrame)
```

Reads a FlexCAN Message from Receive Message Buffer.

This function reads a CAN message from a specified Receive Message Buffer. The function fills a receive CAN message frame structure with just received data and activates the Message Buffer again. The function returns immediately.

#### Parameters

- base – FlexCAN peripheral base address.
- mbIdx – The FlexCAN Message Buffer index.
- pRxFrame – Pointer to CAN message frame structure for reception.

#### Return values

- kStatus\_Success – Rx Message Buffer is full and has been read successfully.
- kStatus\_FLEXCAN\_RxOverflow – Rx Message Buffer is already overflowed and has been read successfully.
- kStatus\_Fail – Rx Message Buffer is empty.

```
status_t FLEXCAN_WriteFDTxMb(CAN_Type *base, uint8_t mbIdx, const flexcan_fd_frame_t *pTxFrame)
```

Writes a FlexCAN FD Message to the Transmit Message Buffer.

This function writes a CAN FD Message to the specified Transmit Message Buffer and changes the Message Buffer state to start CAN FD Message transmit. After that the function returns immediately.

#### Parameters

- base – FlexCAN peripheral base address.
- mbIdx – The FlexCAN FD Message Buffer index.
- pTxFrame – Pointer to CAN FD message frame to be sent.

#### Return values

- kStatus\_Success – - Write Tx Message Buffer Successfully.
- kStatus\_Fail – - Tx Message Buffer is currently in use.

```
status_t FLEXCAN_ReadFDRxMb(CAN_Type *base, uint8_t mbIdx, flexcan_fd_frame_t *pRxFrame)
```

Reads a FlexCAN FD Message from Receive Message Buffer.

This function reads a CAN FD message from a specified Receive Message Buffer. The function fills a receive CAN FD message frame structure with just received data and activates the Message Buffer again. The function returns immediately.

#### Parameters

- base – FlexCAN peripheral base address.
- mbIdx – The FlexCAN FD Message Buffer index.
- pRxFrame – Pointer to CAN FD message frame structure for reception.

#### Return values

- kStatus\_Success – - Rx Message Buffer is full and has been read successfully.
- kStatus\_FLEXCAN\_RxOverflow – - Rx Message Buffer is already overflowed and has been read successfully.
- kStatus\_Fail – - Rx Message Buffer is empty.

```
status_t FLEXCAN_ReadRxFifo(CAN_Type *base, flexcan_frame_t *pRxFrame)
```

Reads a FlexCAN Message from Legacy Rx FIFO.

This function reads a CAN message from the FlexCAN Legacy Rx FIFO.

#### Parameters

- base – FlexCAN peripheral base address.
- pRxFrame – Pointer to CAN message frame structure for reception.

#### Return values

- kStatus\_Success – - Read Message from Rx FIFO successfully.
- kStatus\_Fail – - Rx FIFO is not enabled.

```
status_t FLEXCAN_ReadEnhancedRxFifo(CAN_Type *base, flexcan_fd_frame_t *pRxFrame)
```

Reads a FlexCAN Message from Enhanced Rx FIFO.

This function reads a CAN or CAN FD message from the FlexCAN Enhanced Rx FIFO.

#### Parameters

- base – FlexCAN peripheral base address.

- pRxFrame – Pointer to CAN FD message frame structure for reception.

#### Return values

- kStatus\_Success – Read Message from Rx FIFO successfully.
- kStatus\_Fail – Rx FIFO is not enabled.

*status\_t* FLEXCAN\_ReadPNWakeUpMB(CAN\_Type \*base, uint8\_t mbIdx, flexcan\_frame\_t \*pRxFrame)

Reads a FlexCAN Message from Wake Up MB.

This function reads a CAN message from the FlexCAN Wake up Message Buffers. There are four Wake up Message Buffers (WMBs) used to store incoming messages in Pretended Networking mode. The WMB index indicates the arrival order. The last message is stored in WMB3.

#### Parameters

- base – FlexCAN peripheral base address.
- pRxFrame – Pointer to CAN message frame structure for reception.
- mbIdx – The FlexCAN Wake up Message Buffer index. Range in 0x0 ~ 0x3.

#### Return values

- kStatus\_Success – Read Message from Wake up Message Buffer successfully.
- kStatus\_Fail – Wake up Message Buffer has no valid content.

*status\_t* FLEXCAN\_TransferFDSendBlocking(CAN\_Type \*base, uint8\_t mbIdx, flexcan\_fd\_frame\_t \*pTxFrame)

Performs a polling send transaction on the CAN bus.

---

**Note:** A transfer handle does not need to be created before calling this API.

---

#### Parameters

- base – FlexCAN peripheral base pointer.
- mbIdx – The FlexCAN FD Message Buffer index.
- pTxFrame – Pointer to CAN FD message frame to be sent.

#### Return values

- kStatus\_Success – Write Tx Message Buffer Successfully.
- kStatus\_Fail – Tx Message Buffer is currently in use.

*status\_t* FLEXCAN\_TransferFDReceiveBlocking(CAN\_Type \*base, uint8\_t mbIdx, flexcan\_fd\_frame\_t \*pRxFrame)

Performs a polling receive transaction on the CAN bus.

---

**Note:** A transfer handle does not need to be created before calling this API.

---

#### Parameters

- base – FlexCAN peripheral base pointer.
- mbIdx – The FlexCAN FD Message Buffer index.
- pRxFrame – Pointer to CAN FD message frame structure for reception.

**Return values**

- `kStatus_Success` -- Rx Message Buffer is full and has been read successfully.
- `kStatus_FLEXCAN_RxOverflow` -- Rx Message Buffer is already overflowed and has been read successfully.
- `kStatus_Fail` -- Rx Message Buffer is empty.

`status_t FLEXCAN_TransferFDSendNonBlocking(CAN_Type *base, flexcan_handle_t *handle, flexcan_mb_transfer_t *pMbXfer)`

Sends a message using IRQ.

This function sends a message using IRQ. This is a non-blocking function, which returns right away. When messages have been sent out, the send callback function is called.

**Parameters**

- `base` – FlexCAN peripheral base address.
- `handle` – FlexCAN handle pointer.
- `pMbXfer` – FlexCAN FD Message Buffer transfer structure. See the `flexcan_mb_transfer_t`.

**Return values**

- `kStatus_Success` – Start Tx Message Buffer sending process successfully.
- `kStatus_Fail` – Write Tx Message Buffer failed.
- `kStatus_FLEXCAN_TxBusy` – Tx Message Buffer is in use.

`status_t FLEXCAN_TransferFDReceiveNonBlocking(CAN_Type *base, flexcan_handle_t *handle, flexcan_mb_transfer_t *pMbXfer)`

Receives a message using IRQ.

This function receives a message using IRQ. This is non-blocking function, which returns right away. When the message has been received, the receive callback function is called.

**Parameters**

- `base` – FlexCAN peripheral base address.
- `handle` – FlexCAN handle pointer.
- `pMbXfer` – FlexCAN FD Message Buffer transfer structure. See the `flexcan_mb_transfer_t`.

**Return values**

- `kStatus_Success` -- Start Rx Message Buffer receiving process successfully.
- `kStatus_FLEXCAN_RxBusy` -- Rx Message Buffer is in use.

`void FLEXCAN_TransferFDAbortSend(CAN_Type *base, flexcan_handle_t *handle, uint8_t mbIdx)`

Aborts the interrupt driven message send process.

This function aborts the interrupt driven message send process.

**Parameters**

- `base` – FlexCAN peripheral base address.
- `handle` – FlexCAN handle pointer.
- `mbIdx` – The FlexCAN FD Message Buffer index.

```
void FLEXCAN_TransferFDAbortReceive(CAN_Type *base, flexcan_handle_t *handle, uint8_t mbIdx)
```

Aborts the interrupt driven message receive process.

This function aborts the interrupt driven message receive process.

#### Parameters

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.
- mbIdx – The FlexCAN FD Message Buffer index.

```
status_t FLEXCAN_TransferSendBlocking(CAN_Type *base, uint8_t mbIdx, flexcan_frame_t *pTxFrame)
```

Performs a polling send transaction on the CAN bus.

---

**Note:** A transfer handle does not need to be created before calling this API.

---

#### Parameters

- base – FlexCAN peripheral base pointer.
- mbIdx – The FlexCAN Message Buffer index.
- pTxFrame – Pointer to CAN message frame to be sent.

#### Return values

- kStatus\_Success – - Write Tx Message Buffer Successfully.
- kStatus\_Fail – - Tx Message Buffer is currently in use.

```
status_t FLEXCAN_TransferReceiveBlocking(CAN_Type *base, uint8_t mbIdx, flexcan_frame_t *pRxFrame)
```

Performs a polling receive transaction on the CAN bus.

---

**Note:** A transfer handle does not need to be created before calling this API.

---

#### Parameters

- base – FlexCAN peripheral base pointer.
- mbIdx – The FlexCAN Message Buffer index.
- pRxFrame – Pointer to CAN message frame structure for reception.

#### Return values

- kStatus\_Success – - Rx Message Buffer is full and has been read successfully.
- kStatus\_FLEXCAN\_RxOverflow – - Rx Message Buffer is already overflowed and has been read successfully.
- kStatus\_Fail – - Rx Message Buffer is empty.

```
status_t FLEXCAN_TransferReceiveFifoBlocking(CAN_Type *base, flexcan_frame_t *pRxFrame)
```

Performs a polling receive transaction from Legacy Rx FIFO on the CAN bus.

---

**Note:** A transfer handle does not need to be created before calling this API.

---

#### Parameters

- `base` – FlexCAN peripheral base pointer.
- `pRxFrame` – Pointer to CAN message frame structure for reception.

**Return values**

- `kStatus_Success` – Read Message from Rx FIFO successfully.
- `kStatus_Fail` – Rx FIFO is not enabled.

`status_t` FLEXCAN\_TransferReceiveEnhancedFifoBlocking(CAN\_Type \*base, flexcan\_fd\_frame\_t \*pRxFrame)

Performs a polling receive transaction from Enhanced Rx FIFO on the CAN bus.

---

**Note:** A transfer handle does not need to be created before calling this API.

---

**Parameters**

- `base` – FlexCAN peripheral base pointer.
- `pRxFrame` – Pointer to CAN FD message frame structure for reception.

**Return values**

- `kStatus_Success` – Read Message from Rx FIFO successfully.
- `kStatus_Fail` – Rx FIFO is not enabled.

`void` FLEXCAN\_TransferCreateHandle(CAN\_Type \*base, flexcan\_handle\_t \*handle, flexcan\_transfer\_callback\_t callback, void \*userData)

Initializes the FlexCAN handle.

This function initializes the FlexCAN handle, which can be used for other FlexCAN transactional APIs. Usually, for a specified FlexCAN instance, call this API once to get the initialized handle.

**Parameters**

- `base` – FlexCAN peripheral base address.
- `handle` – FlexCAN handle pointer.
- `callback` – The callback function.
- `userData` – The parameter of the callback function.

`status_t` FLEXCAN\_TransferSendNonBlocking(CAN\_Type \*base, flexcan\_handle\_t \*handle, flexcan\_mb\_transfer\_t \*pMbXfer)

Sends a message using IRQ.

This function sends a message using IRQ. This is a non-blocking function, which returns right away. When messages have been sent out, the send callback function is called.

**Parameters**

- `base` – FlexCAN peripheral base address.
- `handle` – FlexCAN handle pointer.
- `pMbXfer` – FlexCAN Message Buffer transfer structure. See the `flexcan_mb_transfer_t`.

**Return values**

- `kStatus_Success` – Start Tx Message Buffer sending process successfully.
- `kStatus_Fail` – Write Tx Message Buffer failed.
- `kStatus_FLEXCAN_TxBusy` – Tx Message Buffer is in use.

*status\_t* FLEXCAN\_TransferReceiveNonBlocking(CAN\_Type \*base, *flexcan\_handle\_t* \*handle, *flexcan\_mb\_transfer\_t* \*pMbXfer)

Receives a message using IRQ.

This function receives a message using IRQ. This is non-blocking function, which returns right away. When the message has been received, the receive callback function is called.

#### Parameters

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.
- pMbXfer – FlexCAN Message Buffer transfer structure. See the *flexcan\_mb\_transfer\_t*.

#### Return values

- kStatus\_Success – Start Rx Message Buffer receiving process successfully.
- kStatus\_FLEXCAN\_RxBusy – Rx Message Buffer is in use.

*status\_t* FLEXCAN\_TransferReceiveFifoNonBlocking(CAN\_Type \*base, *flexcan\_handle\_t* \*handle, *flexcan\_fifo\_transfer\_t* \*pFifoXfer)

Receives a message from Rx FIFO using IRQ.

This function receives a message using IRQ. This is a non-blocking function, which returns right away. When all messages have been received, the receive callback function is called.

#### Parameters

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.
- pFifoXfer – FlexCAN Rx FIFO transfer structure. See the *flexcan\_fifo\_transfer\_t*.

#### Return values

- kStatus\_Success – Start Rx FIFO receiving process successfully.
- kStatus\_FLEXCAN\_RxFifoBusy – Rx FIFO is currently in use.

*status\_t* FLEXCAN\_TransferGetReceiveFifoCount(CAN\_Type \*base, *flexcan\_handle\_t* \*handle, *size\_t* \*count)

Gets the Legacy Rx Fifo transfer status during an interrupt non-blocking receive.

#### Parameters

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.
- count – Number of CAN messages receive so far by the non-blocking transaction.

#### Return values

- kStatus\_InvalidArgument – count is Invalid.
- kStatus\_Success – Successfully return the count.

*status\_t* FLEXCAN\_TransferReceiveEnhancedFifoNonBlocking(CAN\_Type \*base, *flexcan\_handle\_t* \*handle, *flexcan\_fifo\_transfer\_t* \*pFifoXfer)

Receives a message from Enhanced Rx FIFO using IRQ.

This function receives a message using IRQ. This is a non-blocking function, which returns right away. When all messages have been received, the receive callback function is called.

**Parameters**

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.
- pFifoXfer – FlexCAN Rx FIFO transfer structure. See the ref `flexcan_fifo_transfer_t`.

**Return values**

- `kStatus_Success` – Start Rx FIFO receiving process successfully.
- `kStatus_FLEXCAN_RxFifoBusy` – Rx FIFO is currently in use.

```
static inline status_t FLEXCAN_TransferGetReceiveEnhancedFifoCount(CAN_Type *base,  
                                                                    flexcan_handle_t *handle,  
                                                                    size_t *count)
```

Gets the Enhanced Rx Fifo transfer status during an interrupt non-blocking receive.

**Parameters**

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.
- count – Number of CAN messages receive so far by the non-blocking transaction.

**Return values**

- `kStatus_InvalidArgument` – count is Invalid.
- `kStatus_Success` – Successfully return the count.

```
uint32_t FLEXCAN_GetTimeStamp(flexcan_handle_t *handle, uint8_t mbIdx)
```

Gets the detail index of Mailbox's Timestamp by handle.

Then function can only be used when calling non-blocking Data transfer (TX/RX) API, After TX/RX data transfer done (User can get the status by handler's callback function), we can get the detail index of Mailbox's timestamp by handle, Detail non-blocking data transfer API (TX/RX) contain. `-FLEXCAN_TransferSendNonBlocking` `-FLEXCAN_TransferFDSendNonBlocking` `-FLEXCAN_TransferReceiveNonBlocking` `-FLEXCAN_TransferFDReceiveNonBlocking` `-FLEXCAN_TransferReceiveFifoNonBlocking`

**Parameters**

- handle – FlexCAN handle pointer.
- mbIdx – The FlexCAN Message Buffer index.

**Return values**

the – index of mailbox 's timestamp stored in the handle.

```
static inline uint32_t FLEXCAN_GetHighResolutionTimeStamp(CAN_Type *base, uint8_t mbIdx)
```

```
void FLEXCAN_TransferAbortSend(CAN_Type *base, flexcan_handle_t *handle, uint8_t mbIdx)
```

Aborts the interrupt driven message send process.

This function aborts the interrupt driven message send process.

**Parameters**

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.
- mbIdx – The FlexCAN Message Buffer index.

```
void FLEXCAN_TransferAbortReceive(CAN_Type *base, flexcan_handle_t *handle, uint8_t mbIdx)
```

Aborts the interrupt driven message receive process.

This function aborts the interrupt driven message receive process.

#### Parameters

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.
- mbIdx – The FlexCAN Message Buffer index.

```
void FLEXCAN_TransferAbortReceiveFifo(CAN_Type *base, flexcan_handle_t *handle)
```

Aborts the interrupt driven message receive from Rx FIFO process.

This function aborts the interrupt driven message receive from Rx FIFO process.

#### Parameters

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.

```
void FLEXCAN_TransferAbortReceiveEnhancedFifo(CAN_Type *base, flexcan_handle_t *handle)
```

Aborts the interrupt driven message receive from Enhanced Rx FIFO process.

This function aborts the interrupt driven message receive from Enhanced Rx FIFO process.

#### Parameters

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.

```
void FLEXCAN_TransferHandleIRQ(CAN_Type *base, flexcan_handle_t *handle)
```

FlexCAN IRQ handle function.

This function handles the FlexCAN Error, the Message Buffer, and the Rx FIFO IRQ request.

#### Parameters

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.

```
void FLEXCAN_MbHandleIRQ(CAN_Type *base, flexcan_handle_t *handle, uint32_t startMbIdx, uint32_t endMbIdx)
```

FlexCAN Message Buffer IRQ handle function.

#### Parameters

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.
- startMbIdx – First Message Buffer to handle.
- endMbIdx – Last Message Buffer to handle.

```
void FLEXCAN_EhancedRxFifoHandleIRQ(CAN_Type *base, flexcan_handle_t *handle)
```

FlexCAN Enhanced Rx FIFO IRQ handle function.

#### Parameters

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.

void FLEXCAN\_BusoffErrorHandleIRQ(CAN\_Type \*base, flexcan\_handle\_t \*handle)  
FlexCAN Bus Off, Error and Warning IRQ handle function.

**Parameters**

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.

void FLEXCAN\_PNWakeUpHandleIRQ(CAN\_Type \*base, flexcan\_handle\_t \*handle)  
FlexCAN Pretended Networking Wake-up IRQ handle function.

**Parameters**

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.

void FLEXCAN\_MemoryErrorHandleIRQ(CAN\_Type \*base, flexcan\_handle\_t \*handle)  
FlexCAN Memory Error IRQ handle function.

**Parameters**

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.

FSL\_FLEXCAN\_DRIVER\_VERSION  
FlexCAN driver version.

FlexCAN transfer status.

*Values:*

enumerator kStatus\_FLEXCAN\_TxBusy  
Tx Message Buffer is Busy.

enumerator kStatus\_FLEXCAN\_TxIdle  
Tx Message Buffer is Idle.

enumerator kStatus\_FLEXCAN\_TxSwitchToRx  
Remote Message is send out and Message buffer changed to Receive one.

enumerator kStatus\_FLEXCAN\_RxBusy  
Rx Message Buffer is Busy.

enumerator kStatus\_FLEXCAN\_RxIdle  
Rx Message Buffer is Idle.

enumerator kStatus\_FLEXCAN\_RxOverflow  
Rx Message Buffer is Overflowed.

enumerator kStatus\_FLEXCAN\_RxFifoBusy  
Rx Message FIFO is Busy.

enumerator kStatus\_FLEXCAN\_RxFifoIdle  
Rx Message FIFO is Idle.

enumerator kStatus\_FLEXCAN\_RxFifoOverflow  
Rx Message FIFO is overflowed.

enumerator kStatus\_FLEXCAN\_RxFifoWarning  
Rx Message FIFO is almost overflowed.

enumerator kStatus\_FLEXCAN\_RxFifoDisabled  
Rx Message FIFO is disabled during reading.

enumerator kStatus\_FLEXCAN\_ErrorStatus  
FlexCAN Module Error and Status.

enumerator kStatus\_FLEXCAN\_WakeUp  
FlexCAN is waken up from STOP mode.

enumerator kStatus\_FLEXCAN\_UnHandled  
UnHandled Interrupt asserted.

enumerator kStatus\_FLEXCAN\_RxRemote  
Rx Remote Message Received in Mail box.

enumerator kStatus\_FLEXCAN\_RxFifoUnderflow  
Enhanced Rx Message FIFO is underflow.

enumerator kStatus\_FLEXCAN\_MemoryError  
FlexCAN Memory Error.

enum flexcan\_frame\_format  
FlexCAN frame format.

*Values:*

enumerator kFLEXCAN\_FrameFormatStandard  
Standard frame format attribute.

enumerator kFLEXCAN\_FrameFormatExtend  
Extend frame format attribute.

enum flexcan\_frame\_type  
FlexCAN frame type.

*Values:*

enumerator kFLEXCAN\_FrameTypeData  
Data frame type attribute.

enumerator kFLEXCAN\_FrameTypeRemote  
Remote frame type attribute.

enum flexcan\_clock\_source  
FlexCAN clock source.

*Deprecated:*

Do not use the kFLEXCAN\_ClkSrcOs. It has been superceded kFLEXCAN\_ClkSrc0

Do not use the kFLEXCAN\_ClkSrcPeri. It has been superceded kFLEXCAN\_ClkSrc1

*Values:*

enumerator kFLEXCAN\_ClkSrcOsc  
FlexCAN Protocol Engine clock from Oscillator.

enumerator kFLEXCAN\_ClkSrcPeri  
FlexCAN Protocol Engine clock from Peripheral Clock.

enumerator kFLEXCAN\_ClkSrc0  
FlexCAN Protocol Engine clock selected by user as SRC == 0.

enumerator kFLEXCAN\_ClkSrc1

FlexCAN Protocol Engine clock selected by user as SRC == 1.

enum \_flexcan\_wake\_up\_source

FlexCAN wake up source.

*Values:*

enumerator kFLEXCAN\_WakeupSrcUnfiltered

FlexCAN uses unfiltered Rx input to detect edge.

enumerator kFLEXCAN\_WakeupSrcFiltered

FlexCAN uses filtered Rx input to detect edge.

enum \_flexcan\_MB\_timestamp\_base

FlexCAN timebase used for capturing 16-bit TIME\_STAMP field of message buffer.

*Values:*

enumerator kFLEXCAN\_CANTimer

FlexCAN free-running timer.

enumerator kFLEXCAN\_Lower16bitsHRTimer

Lower 16 bits of high-resolution on-chip timer.

enumerator kFLEXCAN\_Upper16bitsHRTimer

Upper 16 bits of high-resolution on-chip timer.

enum \_flexcan\_capture\_point

FlexCAN capture point of 32-bit high resolution timebase during a CAN frame.

*Values:*

enumerator kFLEXCAN\_CANFrameID2ndBit

Second bit of identifier field of any frame is on the CAN bus. HR\_TIME\_STAMPn register will not capture 32-bit counter value.

enumerator kFLEXCAN\_CANFrameEnd

End of the CAN frame.

enumerator kFLEXCAN\_CANFrameStart

Start of the CAN frame.

enumerator kFLEXCAN\_CANFDFrameRes

Start of frame for classical CAN frames; res bit for CAN FD frames.

enum \_flexcan\_rx\_fifo\_filter\_type

FlexCAN Rx Fifo Filter type.

*Values:*

enumerator kFLEXCAN\_RxFifoFilterTypeA

One full ID (standard and extended) per ID Filter element.

enumerator kFLEXCAN\_RxFifoFilterTypeB

Two full standard IDs or two partial 14-bit ID slices per ID Filter Table element.

enumerator kFLEXCAN\_RxFifoFilterTypeC

Four partial 8-bit Standard or extended ID slices per ID Filter Table element.

enumerator kFLEXCAN\_RxFifoFilterTypeD

All frames rejected.

enum `_flexcan_mb_size`

FlexCAN Message Buffer Payload size.

*Values:*

enumerator `kFLEXCAN_8BperMB`

Selects 8 bytes per Message Buffer.

enumerator `kFLEXCAN_16BperMB`

Selects 16 bytes per Message Buffer.

enumerator `kFLEXCAN_32BperMB`

Selects 32 bytes per Message Buffer.

enumerator `kFLEXCAN_64BperMB`

Selects 64 bytes per Message Buffer.

enum `_flexcan_fd_frame_length`

FlexCAN CAN FD frame supporting data length (available DLC values).

For Tx, when the Data size corresponding to DLC value stored in the MB selected for transmission is larger than the MB Payload size, FlexCAN adds the necessary number of bytes with constant 0xCC pattern to complete the expected DLC. For Rx, when the Data size corresponding to DLC value received from the CAN bus is larger than the MB Payload size, the high order bytes that do not fit the Payload size will lose.

*Values:*

enumerator `kFLEXCAN_0BperFrame`

Frame contains 0 valid data bytes.

enumerator `kFLEXCAN_1BperFrame`

Frame contains 1 valid data bytes.

enumerator `kFLEXCAN_2BperFrame`

Frame contains 2 valid data bytes.

enumerator `kFLEXCAN_3BperFrame`

Frame contains 3 valid data bytes.

enumerator `kFLEXCAN_4BperFrame`

Frame contains 4 valid data bytes.

enumerator `kFLEXCAN_5BperFrame`

Frame contains 5 valid data bytes.

enumerator `kFLEXCAN_6BperFrame`

Frame contains 6 valid data bytes.

enumerator `kFLEXCAN_7BperFrame`

Frame contains 7 valid data bytes.

enumerator `kFLEXCAN_8BperFrame`

Frame contains 8 valid data bytes.

enumerator `kFLEXCAN_12BperFrame`

Frame contains 12 valid data bytes.

enumerator `kFLEXCAN_16BperFrame`

Frame contains 16 valid data bytes.

enumerator `kFLEXCAN_20BperFrame`

Frame contains 20 valid data bytes.

enumerator kFLEXCAN\_24BperFrame  
Frame contains 24 valid data bytes.

enumerator kFLEXCAN\_32BperFrame  
Frame contains 32 valid data bytes.

enumerator kFLEXCAN\_48BperFrame  
Frame contains 48 valid data bytes.

enumerator kFLEXCAN\_64BperFrame  
Frame contains 64 valid data bytes.

enum \_flexcan\_efifo\_dma\_per\_read\_length  
FlexCAN Enhanced Rx Fifo DMA transfer per read length enumerations.

*Values:*

enumerator kFLEXCAN\_1WordPerRead  
Transfer 1 32-bit words (CS).

enumerator kFLEXCAN\_2WordPerRead  
Transfer 2 32-bit words (CS + ID).

enumerator kFLEXCAN\_3WordPerRead  
Transfer 3 32-bit words (CS + ID + 1~4 bytes data).

enumerator kFLEXCAN\_4WordPerRead  
Transfer 4 32-bit words (CS + ID + 5~8 bytes data).

enumerator kFLEXCAN\_5WordPerRead  
Transfer 5 32-bit words (CS + ID + 9~12 bytes data).

enumerator kFLEXCAN\_6WordPerRead  
Transfer 6 32-bit words (CS + ID + 13~16 bytes data).

enumerator kFLEXCAN\_7WordPerRead  
Transfer 7 32-bit words (CS + ID + 17~20 bytes data).

enumerator kFLEXCAN\_8WordPerRead  
Transfer 8 32-bit words (CS + ID + 21~24 bytes data).

enumerator kFLEXCAN\_9WordPerRead  
Transfer 9 32-bit words (CS + ID + 25~28 bytes data).

enumerator kFLEXCAN\_10WordPerRead  
Transfer 10 32-bit words (CS + ID + 29~32 bytes data).

enumerator kFLEXCAN\_11WordPerRead  
Transfer 11 32-bit words (CS + ID + 33~36 bytes data).

enumerator kFLEXCAN\_12WordPerRead  
Transfer 12 32-bit words (CS + ID + 37~40 bytes data).

enumerator kFLEXCAN\_13WordPerRead  
Transfer 13 32-bit words (CS + ID + 41~44 bytes data).

enumerator kFLEXCAN\_14WordPerRead  
Transfer 14 32-bit words (CS + ID + 45~48 bytes data).

enumerator kFLEXCAN\_15WordPerRead  
Transfer 15 32-bit words (CS + ID + 49~52 bytes data).

enumerator kFLEXCAN\_16WordPerRead

Transfer 16 32-bit words (CS + ID + 53~56 bytes data).

enumerator kFLEXCAN\_17WordPerRead

Transfer 17 32-bit words (CS + ID + 57~60 bytes data).

enumerator kFLEXCAN\_18WordPerRead

Transfer 18 32-bit words (CS + ID + 61~64 bytes data).

enumerator kFLEXCAN\_19WordPerRead

Transfer 19 32-bit words (CS + ID + 64 bytes data + ID HIT).

enumerator kFLEXCAN\_20WordPerRead

Transfer 20 32-bit words (CS + ID + 64 bytes data + ID HIT + HR timestamp).

enum \_flexcan\_rx\_fifo\_priority

FlexCAN Enhanced/Legacy Rx FIFO priority.

The matching process starts from the Rx MB(or Enhanced/Legacy Rx FIFO) with higher priority. If no MB(or Enhanced/Legacy Rx FIFO filter) is satisfied, the matching process goes on with the Enhanced/Legacy Rx FIFO(or Rx MB) with lower priority.

*Values:*

enumerator kFLEXCAN\_RxFifoPrioLow

Matching process start from Rx Message Buffer first.

enumerator kFLEXCAN\_RxFifoPrioHigh

Matching process start from Enhanced/Legacy Rx FIFO first.

enum \_flexcan\_interrupt\_enable

FlexCAN interrupt enable enumerations.

This provides constants for the FlexCAN interrupt enable enumerations for use in the FlexCAN functions.

---

**Note:** FlexCAN Message Buffers and Legacy Rx FIFO interrupts not included in.

---

*Values:*

enumerator kFLEXCAN\_BusOffInterruptEnable

Bus Off interrupt, use bit 15.

enumerator kFLEXCAN\_ErrorInterruptEnable

CAN Error interrupt, use bit 14.

enumerator kFLEXCAN\_TxWarningInterruptEnable

Tx Warning interrupt, use bit 11.

enumerator kFLEXCAN\_RxWarningInterruptEnable

Rx Warning interrupt, use bit 10.

enumerator kFLEXCAN\_FDErrorInterruptEnable

CAN FD Error interrupt, use bit 31.

enumerator kFLEXCAN\_PNMatchWakeUpInterruptEnable

PN Match Wake Up interrupt, use high word bit 17.

enumerator kFLEXCAN\_PNTimeoutWakeUpInterruptEnable

PN Timeout Wake Up interrupt, use high word bit 16. Enhanced Rx FIFO Underflow interrupt, use high word bit 31.

enumerator kFLEXCAN\_ERxFifoUnderflowInterruptEnable

Enhanced Rx FIFO Overflow interrupt, use high word bit 30.

enumerator kFLEXCAN\_ERxFifoOverflowInterruptEnable

Enhanced Rx FIFO Watermark interrupt, use high word bit 29.

enumerator kFLEXCAN\_ERxFifoWatermarkInterruptEnable

Enhanced Rx FIFO Data Available interrupt, use high word bit 28.

enumerator kFLEXCAN\_ERxFifoDataAvlInterruptEnable

enumerator kFLEXCAN\_HostAccessNCErrInterruptEnable

Host Access With Non-Correctable Errors interrupt, use high word bit 0.

enumerator kFLEXCAN\_FlexCanAccessNCErrInterruptEnable

FlexCAN Access With Non-Correctable Errors interrupt, use high word bit 2.

enumerator kFLEXCAN\_HostOrFlexCanCErrInterruptEnable

Host or FlexCAN Access With Correctable Errors interrupt, use high word bit 3.

enum \_flexcan\_flags

FlexCAN status flags.

This provides constants for the FlexCAN status flags for use in the FlexCAN functions.

---

**Note:** The CPU read action clears the bits corresponding to the FLEXCAN\_ErrorFlag macro, therefore user need to read status flags and distinguish which error is occur using \_flexcan\_error\_flags enumerations.

---

*Values:*

enumerator kFLEXCAN\_ErrorOverrunFlag

Error Overrun Status.

enumerator kFLEXCAN\_FDErrorIntFlag

CAN FD Error Interrupt Flag.

enumerator kFLEXCAN\_BusoffDoneIntFlag

Bus Off process completed Interrupt Flag.

enumerator kFLEXCAN\_SynchFlag

CAN Synchronization Status.

enumerator kFLEXCAN\_TxWarningIntFlag

Tx Warning Interrupt Flag.

enumerator kFLEXCAN\_RxWarningIntFlag

Rx Warning Interrupt Flag.

enumerator kFLEXCAN\_IdleFlag

FlexCAN In IDLE Status.

enumerator kFLEXCAN\_FaultConfinementFlag

FlexCAN Fault Confinement State.

enumerator kFLEXCAN\_TransmittingFlag

FlexCAN In Transmission Status.

enumerator kFLEXCAN\_ReceivingFlag

FlexCAN In Reception Status.

enumerator kFLEXCAN\_BusOffIntFlag  
Bus Off Interrupt Flag.

enumerator kFLEXCAN\_ErrorIntFlag  
CAN Error Interrupt Flag.

enumerator kFLEXCAN\_ErrorFlag

enumerator kFLEXCAN\_PNMatchIntFlag  
PN Matching Event Interrupt Flag.

enumerator kFLEXCAN\_PNTimeoutIntFlag  
PN Timeout Event Interrupt Flag.

enumerator kFLEXCAN\_ERxFifoUnderflowIntFlag  
Enhanced Rx FIFO underflow Interrupt Flag.

enumerator kFLEXCAN\_ERxFifoOverflowIntFlag  
Enhanced Rx FIFO overflow Interrupt Flag.

enumerator kFLEXCAN\_ERxFifoWatermarkIntFlag  
Enhanced Rx FIFO watermark Interrupt Flag.

enumerator kFLEXCAN\_ERxFifoDataAvlIntFlag  
Enhanced Rx FIFO data available Interrupt Flag.

enumerator kFLEXCAN\_ERxFifoEmptyFlag  
Enhanced Rx FIFO empty status.

enumerator kFLEXCAN\_ERxFifoFullFlag  
Enhanced Rx FIFO full status.

enumerator kFLEXCAN\_HostAccessNonCorrectableErrorIntFlag  
Host Access With Non-Correctable Error Interrupt Flag.

enumerator kFLEXCAN\_FlexCanAccessNonCorrectableErrorIntFlag  
FlexCAN Access With Non-Correctable Error Interrupt Flag.

enumerator kFLEXCAN\_CorrectableErrorIntFlag  
Correctable Error Interrupt Flag.

enumerator kFLEXCAN\_HostAccessNonCorrectableErrorOverrunFlag  
Host Access With Non-Correctable Error Interrupt Overrun Flag.

enumerator kFLEXCAN\_FlexCanAccessNonCorrectableErrorOverrunFlag  
FlexCAN Access With Non-Correctable Error Interrupt Overrun Flag.

enumerator kFLEXCAN\_CorrectableErrorOverrunFlag  
Correctable Error Interrupt Overrun Flag.

enumerator kFLEXCAN\_AllMemoryErrorIntFlag  
All Memory Error Interrupt Flags.

enumerator kFLEXCAN\_AllMemoryErrorFlag  
All Memory Error Flags.

enum flexcan\_error\_flags  
FlexCAN error status flags.

The FlexCAN Error Status enumerations is used to report current error of the FlexCAN bus. This enumerations should be used with KFLEXCAN\_ErrorFlag in flexcan\_flags enumerations to determine which error is generated.

*Values:*

- enumerator kFLEXCAN\_FDStuffingError  
Stuffing Error.
- enumerator kFLEXCAN\_FDFormError  
Form Error.
- enumerator kFLEXCAN\_FDCrcError  
Cyclic Redundancy Check Error.
- enumerator kFLEXCAN\_FDBit0Error  
Unable to send dominant bit.
- enumerator kFLEXCAN\_FDBit1Error  
Unable to send recessive bit.
- enumerator kFLEXCAN\_TxErrorWarningFlag  
Tx Error Warning Status.
- enumerator kFLEXCAN\_RxErrorWarningFlag  
Rx Error Warning Status.
- enumerator kFLEXCAN\_StuffingError  
Stuffing Error.
- enumerator kFLEXCAN\_FormError  
Form Error.
- enumerator kFLEXCAN\_CrcError  
Cyclic Redundancy Check Error.
- enumerator kFLEXCAN\_AckError  
Received no ACK on transmission.
- enumerator kFLEXCAN\_Bit0Error  
Unable to send dominant bit.
- enumerator kFLEXCAN\_Bit1Error  
Unable to send recessive bit.

FlexCAN Legacy Rx FIFO status flags.

The FlexCAN Legacy Rx FIFO Status enumerations are used to determine the status of the Rx FIFO. Because Rx FIFO occupy the MB0 ~ MB7 (Rx Fifo filter also occupies more Message Buffer space), Rx FIFO status flags are mapped to the corresponding Message Buffer status flags.

*Values:*

- enumerator kFLEXCAN\_RxFifoOverflowFlag  
Rx FIFO overflow flag.
- enumerator kFLEXCAN\_RxFifoWarningFlag  
Rx FIFO almost full flag.
- enumerator kFLEXCAN\_RxFifoFrameAvlFlag  
Frames available in Rx FIFO flag.

enum flexcan\_memory\_error\_type  
FlexCAN Memory Error Type.

*Values:*

enumerator kFLEXCAN\_CorrectableError

The memory error is correctable which means on bit error.

enumerator kFLEXCAN\_NonCorrectableError

The memory error is non-correctable which means two bit errors.

enum \_flexcan\_memory\_access\_type

FlexCAN Memory Access Type.

*Values:*

enumerator kFLEXCAN\_MoveOutFlexCanAccess

The memory error was detected during move-out FlexCAN access.

enumerator kFLEXCAN\_MoveInAccess

The memory error was detected during move-in FlexCAN access.

enumerator kFLEXCAN\_TxArbitrationAccess

The memory error was detected during Tx Arbitration FlexCAN access.

enumerator kFLEXCAN\_RxMatchingAccess

The memory error was detected during Rx Matching FlexCAN access.

enumerator kFLEXCAN\_MoveOutHostAccess

The memory error was detected during Rx Matching Host (CPU) access.

enum \_flexcan\_byte\_error\_syndrome

FlexCAN Memory Error Byte Syndrome.

*Values:*

enumerator kFLEXCAN\_NoError

No bit error in this byte.

enumerator kFLEXCAN\_ParityBits0Error

Parity bit 0 error in this byte.

enumerator kFLEXCAN\_ParityBits1Error

Parity bit 1 error in this byte.

enumerator kFLEXCAN\_ParityBits2Error

Parity bit 2 error in this byte.

enumerator kFLEXCAN\_ParityBits3Error

Parity bit 3 error in this byte.

enumerator kFLEXCAN\_ParityBits4Error

Parity bit 4 error in this byte.

enumerator kFLEXCAN\_DataBits0Error

Data bit 0 error in this byte.

enumerator kFLEXCAN\_DataBits1Error

Data bit 1 error in this byte.

enumerator kFLEXCAN\_DataBits2Error

Data bit 2 error in this byte.

enumerator kFLEXCAN\_DataBits3Error

Data bit 3 error in this byte.

enumerator kFLEXCAN\_DataBits4Error

Data bit 4 error in this byte.

enumerator kFLEXCAN\_DataBits5Error

Data bit 5 error in this byte.

enumerator kFLEXCAN\_DataBits6Error

Data bit 6 error in this byte.

enumerator kFLEXCAN\_DataBits7Error

Data bit 7 error in this byte.

enumerator kFLEXCAN\_AllZeroError

All-zeros non-correctable error in this byte.

enumerator kFLEXCAN\_AllOneError

All-ones non-correctable error in this byte.

enumerator kFLEXCAN\_NonCorrectableErrors

Non-correctable error in this byte.

enum *flexcan\_pn\_match\_source*

FlexCAN Pretended Networking match source selection.

*Values:*

enumerator kFLEXCAN\_PNMatSrcID

Message match with ID filtering.

enumerator kFLEXCAN\_PNMatSrcIDAndData

Message match with ID filtering and payload filtering.

enum *flexcan\_pn\_match\_mode*

FlexCAN Pretended Networking mode match type.

*Values:*

enumerator kFLEXCAN\_PNMatModeEqual

Match upon ID/Payload contents against an exact target value.

enumerator kFLEXCAN\_PNMatModeGreater

Match upon an ID/Payload value greater than or equal to a specified target value.

enumerator kFLEXCAN\_PNMatModeSmaller

Match upon an ID/Payload value smaller than or equal to a specified target value.

enumerator kFLEXCAN\_PNMatModeRange

Match upon an ID/Payload value inside a range, greater than or equal to a specified lower limit, and smaller than or equal to a specified upper limit

typedef enum *flexcan\_frame\_format* flexcan\_frame\_format\_t

FlexCAN frame format.

typedef enum *flexcan\_frame\_type* flexcan\_frame\_type\_t

FlexCAN frame type.

typedef enum *flexcan\_clock\_source* flexcan\_clock\_source\_t

FlexCAN clock source.

*Deprecated:*

Do not use the kFLEXCAN\_ClkSrcOs. It has been superceded kFLEXCAN\_ClkSrc0

Do not use the kFLEXCAN\_ClkSrcPeri. It has been superceded kFLEXCAN\_ClkSrc1

typedef enum *\_flexcan\_wake\_up\_source* flexcan\_wake\_up\_source\_t  
FlexCAN wake up source.

typedef enum *\_flexcan\_MB\_timestamp\_base* flexcan\_MB\_timestamp\_base\_t  
FlexCAN timebase used for capturing 16-bit TIME\_STAMP field of message buffer.

typedef enum *\_flexcan\_capture\_point* flexcan\_capture\_point\_t  
FlexCAN capture point of 32-bit high resolution timebase during a CAN frame.

typedef enum *\_flexcan\_rx\_fifo\_filter\_type* flexcan\_rx\_fifo\_filter\_type\_t  
FlexCAN Rx Fifo Filter type.

typedef enum *\_flexcan\_mb\_size* flexcan\_mb\_size\_t  
FlexCAN Message Buffer Payload size.

typedef enum *\_flexcan\_efifo\_dma\_per\_read\_length* flexcan\_efifo\_dma\_per\_read\_length\_t  
FlexCAN Enhanced Rx Fifo DMA transfer per read length enumerations.

typedef enum *\_flexcan\_rx\_fifo\_priority* flexcan\_rx\_fifo\_priority\_t  
FlexCAN Enhanced/Legacy Rx FIFO priority.

The matching process starts from the Rx MB(or Enhanced/Legacy Rx FIFO) with higher priority. If no MB(or Enhanced/Legacy Rx FIFO filter) is satisfied, the matching process goes on with the Enhanced/Legacy Rx FIFO(or Rx MB) with lower priority.

typedef enum *\_flexcan\_memory\_error\_type* flexcan\_memory\_error\_type\_t  
FlexCAN Memory Error Type.

typedef enum *\_flexcan\_memory\_access\_type* flexcan\_memory\_access\_type\_t  
FlexCAN Memory Access Type.

typedef enum *\_flexcan\_byte\_error\_syndrome* flexcan\_byte\_error\_syndrome\_t  
FlexCAN Memory Error Byte Syndrome.

typedef struct *\_flexcan\_memory\_error\_report\_status* flexcan\_memory\_error\_report\_status\_t  
FlexCAN memory error register status structure.

This structure contains the memory access properties that caused a memory error access. It is used as the parameter of FLEXCAN\_GetMemoryErrorReportStatus() function. And user can use FLEXCAN\_GetMemoryErrorReportStatus to get the status of the last memory error access.

typedef struct *\_flexcan\_frame* flexcan\_frame\_t  
FlexCAN message frame structure.

typedef struct *\_flexcan\_fd\_frame* flexcan\_fd\_frame\_t  
CAN FD message frame structure.

The CAN FD message supporting up to sixty four bytes can be used for a data frame, depending on the length selected for the message buffers. The length should be a enumeration member, see *\_flexcan\_fd\_frame\_length*.

typedef struct *\_flexcan\_timing\_config* flexcan\_timing\_config\_t  
FlexCAN protocol timing characteristic configuration structure.

typedef struct *\_flexcan\_config* flexcan\_config\_t  
FlexCAN module configuration structure.

#### *Deprecated:*

Do not use the baudRate. It has been superceded bitRate

Do not use the baudRateFD. It has been superceded bitRateFD

typedef struct *flexcan\_rx\_mb\_config* flexcan\_rx\_mb\_config\_t

FlexCAN Receive Message Buffer configuration structure.

This structure is used as the parameter of FLEXCAN\_SetRxMbConfig() function. The FLEXCAN\_SetRxMbConfig() function is used to configure FlexCAN Receive Message Buffer. The function abort previous receiving process, clean the Message Buffer and activate the Rx Message Buffer using given Message Buffer setting.

typedef enum *flexcan\_pn\_match\_source* flexcan\_pn\_match\_source\_t

FlexCAN Pretended Networking match source selection.

typedef enum *flexcan\_pn\_match\_mode* flexcan\_pn\_match\_mode\_t

FlexCAN Pretended Networking mode match type.

typedef struct *flexcan\_pn\_config* flexcan\_pn\_config\_t

FlexCAN Pretended Networking configuration structure.

This structure is used as the parameter of FLEXCAN\_SetPNConfig() function. The FLEXCAN\_SetPNConfig() function is used to configure FlexCAN Networking work mode.

typedef struct *flexcan\_rx\_fifo\_config* flexcan\_rx\_fifo\_config\_t

FlexCAN Legacy Rx FIFO configuration structure.

typedef struct *flexcan\_enhanced\_rx\_fifo\_std\_id\_filter* flexcan\_enhanced\_rx\_fifo\_std\_id\_filter\_t

FlexCAN Enhanced Rx FIFO Standard ID filter element structure.

typedef struct *flexcan\_enhanced\_rx\_fifo\_ext\_id\_filter* flexcan\_enhanced\_rx\_fifo\_ext\_id\_filter\_t

FlexCAN Enhanced Rx FIFO Extended ID filter element structure.

typedef struct *flexcan\_enhanced\_rx\_fifo\_config* flexcan\_enhanced\_rx\_fifo\_config\_t

FlexCAN Enhanced Rx FIFO configuration structure.

typedef struct *flexcan\_mb\_transfer* flexcan\_mb\_transfer\_t

FlexCAN Message Buffer transfer.

typedef struct *flexcan\_fifo\_transfer* flexcan\_fifo\_transfer\_t

FlexCAN Rx FIFO transfer.

typedef struct *flexcan\_handle* flexcan\_handle\_t

FlexCAN handle structure definition.

typedef void (\*flexcan\_transfer\_callback\_t)(CAN\_Type \*base, flexcan\_handle\_t \*handle, status\_t status, uint64\_t result, void \*userData)

FLEXCAN\_WAIT\_TIMEOUT

DLC\_LENGTH\_DECODE(dlc)

FlexCAN frame length helper macro.

FLEXCAN\_ID\_STD(id)

FlexCAN Frame ID helper macro.

Standard Frame ID helper macro.

FLEXCAN\_ID\_EXT(id)

Extend Frame ID helper macro.

FLEXCAN\_RX\_MB\_STD\_MASK(id, rtr, ide)

FlexCAN Rx Message Buffer Mask helper macro.

Standard Rx Message Buffer Mask helper macro.

FLEXCAN\_RX\_MB\_EXT\_MASK(id, rtr, ide)

Extend Rx Message Buffer Mask helper macro.

`FLEXCAN_RX_FIFO_STD_MASK_TYPE_A(id, rtr, ide)`  
FlexCAN Legacy Rx FIFO Mask helper macro.  
Standard Rx FIFO Mask helper macro Type A helper macro.

`FLEXCAN_RX_FIFO_STD_MASK_TYPE_B_HIGH(id, rtr, ide)`  
Standard Rx FIFO Mask helper macro Type B upper part helper macro.

`FLEXCAN_RX_FIFO_STD_MASK_TYPE_B_LOW(id, rtr, ide)`  
Standard Rx FIFO Mask helper macro Type B lower part helper macro.

`FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_HIGH(id)`  
Standard Rx FIFO Mask helper macro Type C upper part helper macro.

`FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_MID_HIGH(id)`  
Standard Rx FIFO Mask helper macro Type C mid-upper part helper macro.

`FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_MID_LOW(id)`  
Standard Rx FIFO Mask helper macro Type C mid-lower part helper macro.

`FLEXCAN_RX_FIFO_STD_MASK_TYPE_C_LOW(id)`  
Standard Rx FIFO Mask helper macro Type C lower part helper macro.

`FLEXCAN_RX_FIFO_EXT_MASK_TYPE_A(id, rtr, ide)`  
Extend Rx FIFO Mask helper macro Type A helper macro.

`FLEXCAN_RX_FIFO_EXT_MASK_TYPE_B_HIGH(id, rtr, ide)`  
Extend Rx FIFO Mask helper macro Type B upper part helper macro.

`FLEXCAN_RX_FIFO_EXT_MASK_TYPE_B_LOW(id, rtr, ide)`  
Extend Rx FIFO Mask helper macro Type B lower part helper macro.

`FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_HIGH(id)`  
Extend Rx FIFO Mask helper macro Type C upper part helper macro.

`FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_MID_HIGH(id)`  
Extend Rx FIFO Mask helper macro Type C mid-upper part helper macro.

`FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_MID_LOW(id)`  
Extend Rx FIFO Mask helper macro Type C mid-lower part helper macro.

`FLEXCAN_RX_FIFO_EXT_MASK_TYPE_C_LOW(id)`  
Extend Rx FIFO Mask helper macro Type C lower part helper macro.

`FLEXCAN_RX_FIFO_STD_FILTER_TYPE_A(id, rtr, ide)`  
FlexCAN Rx FIFO Filter helper macro.  
Standard Rx FIFO Filter helper macro Type A helper macro.

`FLEXCAN_RX_FIFO_STD_FILTER_TYPE_B_HIGH(id, rtr, ide)`  
Standard Rx FIFO Filter helper macro Type B upper part helper macro.

`FLEXCAN_RX_FIFO_STD_FILTER_TYPE_B_LOW(id, rtr, ide)`  
Standard Rx FIFO Filter helper macro Type B lower part helper macro.

`FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_HIGH(id)`  
Standard Rx FIFO Filter helper macro Type C upper part helper macro.

`FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_MID_HIGH(id)`  
Standard Rx FIFO Filter helper macro Type C mid-upper part helper macro.

`FLEXCAN_RX_FIFO_STD_FILTER_TYPE_C_MID_LOW(id)`  
Standard Rx FIFO Filter helper macro Type C mid-lower part helper macro.

FLEXCAN\_RX\_FIFO\_STD\_FILTER\_TYPE\_C\_LOW(id)

Standard Rx FIFO Filter helper macro Type C lower part helper macro.

FLEXCAN\_RX\_FIFO\_EXT\_FILTER\_TYPE\_A(id, rtr, ide)

Extend Rx FIFO Filter helper macro Type A helper macro.

FLEXCAN\_RX\_FIFO\_EXT\_FILTER\_TYPE\_B\_HIGH(id, rtr, ide)

Extend Rx FIFO Filter helper macro Type B upper part helper macro.

FLEXCAN\_RX\_FIFO\_EXT\_FILTER\_TYPE\_B\_LOW(id, rtr, ide)

Extend Rx FIFO Filter helper macro Type B lower part helper macro.

FLEXCAN\_RX\_FIFO\_EXT\_FILTER\_TYPE\_C\_HIGH(id)

Extend Rx FIFO Filter helper macro Type C upper part helper macro.

FLEXCAN\_RX\_FIFO\_EXT\_FILTER\_TYPE\_C\_MID\_HIGH(id)

Extend Rx FIFO Filter helper macro Type C mid-upper part helper macro.

FLEXCAN\_RX\_FIFO\_EXT\_FILTER\_TYPE\_C\_MID\_LOW(id)

Extend Rx FIFO Filter helper macro Type C mid-lower part helper macro.

FLEXCAN\_RX\_FIFO\_EXT\_FILTER\_TYPE\_C\_LOW(id)

Extend Rx FIFO Filter helper macro Type C lower part helper macro.

ENHANCED\_RX\_FIFO\_FSCH(x)

FlexCAN Enhanced Rx FIFO Filter and Mask helper macro.

RTR\_STD\_HIGH(x)

RTR\_STD\_LOW(x)

RTR\_EXT(x)

ID\_STD\_LOW(id)

ID\_STD\_HIGH(id)

ID\_EXT(id)

FLEXCAN\_ENHANCED\_RX\_FIFO\_STD\_MASK\_AND\_FILTER(id, rtr, id\_mask, rtr\_mask)

Standard ID filter element with filter + mask scheme.

FLEXCAN\_ENHANCED\_RX\_FIFO\_STD\_FILTER\_WITH\_RANGE(id\_upper, rtr, id\_lower,  
rtr\_mask)

Standard ID filter element with filter range.

FLEXCAN\_ENHANCED\_RX\_FIFO\_STD\_TWO\_FILTERS(id1, rtr1, id2, rtr2)

Standard ID filter element with two filters without masks.

FLEXCAN\_ENHANCED\_RX\_FIFO\_EXT\_MASK\_AND\_FILTER\_LOW(id, rtr)

Extended ID filter element with filter + mask scheme low word.

FLEXCAN\_ENHANCED\_RX\_FIFO\_EXT\_MASK\_AND\_FILTER\_HIGH(id\_mask, rtr\_mask)

Extended ID filter element with filter + mask scheme high word.

FLEXCAN\_ENHANCED\_RX\_FIFO\_EXT\_FILTER\_WITH\_RANGE\_LOW(id\_upper, rtr)

Extended ID filter element with range scheme low word.

FLEXCAN\_ENHANCED\_RX\_FIFO\_EXT\_FILTER\_WITH\_RANGE\_HIGH(id\_lower, rtr\_mask)

Extended ID filter element with range scheme high word.

FLEXCAN\_ENHANCED\_RX\_FIFO\_EXT\_TWO\_FILTERS\_LOW(id2, rtr2)

Extended ID filter element with two filters without masks low word.

FLEXCAN\_ENHANCED\_RX\_FIFO\_EXT\_TWO\_FILTERS\_HIGH(id1, rtr1)

Extended ID filter element with two filters without masks high word.

FLEXCAN\_PN\_STD\_MASK(id, rtr)

FlexCAN Pretended Networking ID Mask helper macro.

Standard Rx Message Buffer Mask helper macro.

FLEXCAN\_PN\_EXT\_MASK(id, rtr)

Extend Rx Message Buffer Mask helper macro.

FLEXCAN\_PN\_INT\_MASK(x)

FlexCAN interrupt/status flag helper macro.

FLEXCAN\_PN\_INT\_UNMASK(x)

FLEXCAN\_PN\_STATUS\_MASK(x)

FLEXCAN\_PN\_STATUS\_UNMASK(x)

FLEXCAN\_EFIFO\_INT\_MASK(x)

FLEXCAN\_EFIFO\_INT\_UNMASK(x)

FLEXCAN\_EFIFO\_STATUS\_MASK(x)

FLEXCAN\_EFIFO\_STATUS\_UNMASK(x)

FLEXCAN\_MECR\_INT\_MASK(x)

FLEXCAN\_MECR\_INT\_UNMASK(x)

FLEXCAN\_MECR\_STATUS\_MASK(x)

FLEXCAN\_MECR\_STATUS\_UNMASK(x)

FLEXCAN\_ERROR\_AND\_STATUS\_INT\_FLAG

FLEXCAN\_PNWAKE\_UP\_FLAG

FLEXCAN\_WAKE\_UP\_FLAG

FLEXCAN\_MEMORY\_ERROR\_INT\_FLAG

FLEXCAN\_MEMORY\_ENHANCED\_RX\_FIFO\_INT\_FLAG

E\_RX\_FIFO(base)

FlexCAN Enhanced Rx FIFO base address helper macro.

FLEXCAN\_CALLBACK(x)

FlexCAN transfer callback function.

The FlexCAN transfer callback returns a value from the underlying layer. If the status equals to `kStatus_FLEXCAN_ErrorStatus`, the result parameter is the Content of FlexCAN status register which can be used to get the working status(or error status) of FlexCAN module. If the status equals to other FlexCAN Message Buffer transfer status, the result is the index of Message Buffer that generate transfer event. If the status equals to other FlexCAN Message Buffer transfer status, the result is meaningless and should be Ignored.

struct flexcan\_memory\_error\_report\_status

*#include <fsl\_flexcan.h>* FlexCAN memory error register status structure.

This structure contains the memory access properties that caused a memory error access. It is used as the parameter of `FLEXCAN_GetMemoryErrorReportStatus()` function. And user can use `FLEXCAN_GetMemoryErrorReportStatus` to get the status of the last memory error access.

### Public Members

*flexcan\_memory\_error\_type\_t* errorType

The type of memory error that giving rise to the report.

*flexcan\_memory\_access\_type\_t* accessType

The type of memory access that giving rise to the memory error.

*uint16\_t* accessAddress

The address where memory error detected.

*uint32\_t* errorData

The raw data word read from memory with error.

struct *\_flexcan\_frame*

*#include <fsl\_flexcan.h>* FlexCAN message frame structure.

struct *\_flexcan\_fd\_frame*

*#include <fsl\_flexcan.h>* CAN FD message frame structure.

The CAN FD message supporting up to sixty four bytes can be used for a data frame, depending on the length selected for the message buffers. The length should be a enumeration member, see *\_flexcan\_fd\_frame\_length*.

### Public Members

*uint32\_t* idhit

---

**Note:** ID HIT offset is changed dynamically according to data length code (DLC), when DLC is 15, they will be located below. Using *FLEXCAN\_FixEnhancedRx FifoFrameIdHit* API is recommended to ensure this idhit value is correct. CAN Enhanced Rx FIFO filter hit id (This value is only used in Enhanced Rx FIFO receive mode).

---

*uint32\_t* hrtimestamp

---

**Note:** HR timestamp offset is changed dynamically according to data length code (DLC). External 32-bit on-chip timer high-resolution timestamp.

---

struct *\_flexcan\_timing\_config*

*#include <fsl\_flexcan.h>* FlexCAN protocol timing characteristic configuration structure.

### Public Members

*uint16\_t* preDivider

Classic CAN or CAN FD nominal phase bit rate prescaler.

*uint8\_t* rJumpwidth

Classic CAN or CAN FD nominal phase Re-sync Jump Width.

*uint8\_t* phaseSeg1

Classic CAN or CAN FD nominal phase Segment 1.

*uint8\_t* phaseSeg2

Classic CAN or CAN FD nominal phase Segment 2.

*uint8\_t* propSeg

Classic CAN or CAN FD nominal phase Propagation Segment.

uint16\_t fpreDivider  
CAN FD data phase bit rate prescaler.

uint8\_t frJumpwidth  
CAN FD data phase Re-sync Jump Width.

uint8\_t fphaseSeg1  
CAN FD data phase Phase Segment 1.

uint8\_t fphaseSeg2  
CAN FD data phase Phase Segment 2.

uint8\_t fpropSeg  
CAN FD data phase Propagation Segment.

struct `_flexcan_config`  
*#include <fsl\_flexcan.h>* FlexCAN module configuration structure.

*Deprecated:*

Do not use the baudRate. It has been superceded bitRate

Do not use the baudRateFD. It has been superceded bitRateFD

**Public Members**

*flexcan\_clock\_source\_t* clkSrc  
Clock source for FlexCAN Protocol Engine.

*flexcan\_wake\_up\_source\_t* wakeupSrc  
Wake up source selection.

uint8\_t maxMbNum  
The maximum number of Message Buffers used by user.

bool enableLoopBack  
Enable or Disable Loop Back Self Test Mode.

bool enableTimerSync  
Enable or Disable Timer Synchronization.

bool enableIndividMask  
Enable or Disable Rx Individual Mask and Queue feature.

bool disableSelfReception  
Enable or Disable Self Reflection.

bool enableListenOnlyMode  
Enable or Disable Listen Only Mode.

bool enableDoze  
Enable or Disable Doze Mode.

bool enablePretendedeNetworking  
Enable or Disable the Pretended Networking mode.

bool enableMemoryErrorControl  
Enable or Disable the memory errors detection and correction mechanism.

bool enableNonCorrectableErrorEnterFreeze  
Enable or Disable Non-Correctable Errors In FlexCAN Access Put Device In Freeze Mode.

`bool enableTransceiverDelayMeasure`

Enable or Disable the transceiver delay measurement, when it is enabled, then the secondary sample point position is determined by the sum of the transceiver delay measurement plus the enhanced TDC offset.

`bool enableRemoteRequestFrameStored`

true: Store Remote Request Frame in the same fashion of data frame. false: Generate an automatic Remote Response Frame.

`bool enableExternalTimeTick`

true: External time tick clocks the free-running timer. false: FlexCAN bit clock clocks the free-running timer.

`flexcan_MB_timestamp_base_t captureTimeBase`

Timebase of message buffer 16-bit TIME\_STAMP field.

`flexcan_capture_point_t capturePoint`

Point in time when 32-bit timebase is captured during CAN frame.

`struct _flexcan_rx_mb_config`

`#include <fsl_flexcan.h>` FlexCAN Receive Message Buffer configuration structure.

This structure is used as the parameter of FLEXCAN\_SetRxMbConfig() function. The FLEXCAN\_SetRxMbConfig() function is used to configure FlexCAN Receive Message Buffer. The function abort previous receiving process, clean the Message Buffer and activate the Rx Message Buffer using given Message Buffer setting.

### Public Members

`uint32_t id`

CAN Message Buffer Frame Identifier, should be set using FLEXCAN\_ID\_EXT() or FLEXCAN\_ID\_STD() macro.

`flexcan_frame_format_t format`

CAN Frame Identifier format(Standard of Extend).

`flexcan_frame_type_t type`

CAN Frame Type(Data or Remote).

`struct _flexcan_pn_config`

`#include <fsl_flexcan.h>` FlexCAN Pretended Networking configuration structure.

This structure is used as the parameter of FLEXCAN\_SetPNConfig() function. The FLEXCAN\_SetPNConfig() function is used to configure FlexCAN Networking work mode.

### Public Members

`bool enableTimeout`

Enable or Disable timeout event trigger wakeup.

`uint16_t timeoutValue`

The timeout value that generates a wakeup event, the counter timer is incremented based on 64 times the CAN Bit Time unit.

`bool enableMatch`

Enable or Disable match event trigger wakeup.

`flexcan_pn_match_source_t matchSrc`

Selects the match source (ID and/or data match) to trigger wakeup.

`uint8_t matchNum`

The number of times a given message must match the predefined ID and/or data before generating a wakeup event, range in 0x1 ~ 0xFF.

`flexcan_pn_match_mode_t idMatchMode`

The ID match type.

`flexcan_pn_match_mode_t dataMatchMode`

The data match type.

`uint32_t idLower`

The ID target values 1 which used either for ID match “equal to”, “smaller than”, “greater than” comparisons, or as the lower limit value in ID match “range detection”.

`uint32_t idUpper`

The ID target values 2 which used only as the upper limit value in ID match “range detection” or used to store the ID mask in “equal to”.

`uint8_t lengthLower`

The lower limit for length of data bytes which used only in data match “range detection”. Range in 0x0 ~ 0x8.

`uint8_t lengthUpper`

The upper limit for length of data bytes which used only in data match “range detection”. Range in 0x0 ~ 0x8.

`struct _flexcan_rx_fifo_config`

`#include <fsl_flexcan.h>` FlexCAN Legacy Rx FIFO configuration structure.

### Public Members

`uint32_t *idFilterTable`

Pointer to the FlexCAN Legacy Rx FIFO identifier filter table.

`uint8_t idFilterNum`

The FlexCAN Legacy Rx FIFO Filter elements quantity.

`flexcan_rx_fifo_filter_type_t idFilterType`

The FlexCAN Legacy Rx FIFO Filter type.

`flexcan_rx_fifo_priority_t priority`

The FlexCAN Legacy Rx FIFO receive priority.

`struct _flexcan_enhanced_rx_fifo_std_id_filter`

`#include <fsl_flexcan.h>` FlexCAN Enhanced Rx FIFO Standard ID filter element structure.

### Public Members

`uint32_t filterType`

FlexCAN internal Free-Running Counter Time Stamp.

`uint32_t rtr1`

CAN FD frame data length code (DLC), range see `_flexcan_fd_frame_length`, When the length  $\leq 8$ , it equal to the data length, otherwise the number of valid frame data is not equal to the length value. user can use `DLC_LENGTH_DECODE(length)` macro to get the number of valid data bytes.

uint32\_t std1  
CAN Frame Type(DATA or REMOTE).

uint32\_t rtr2  
CAN Frame Identifier(STD or EXT format).

uint32\_t std2  
Substitute Remote request.

struct flexcan\_enhanced\_rx\_fifo\_ext\_id\_filter  
*#include <fsl\_flexcan.h>* FlexCAN Enhanced Rx FIFO Extended ID filter element structure.

### Public Members

uint32\_t filterType  
FlexCAN internal Free-Running Counter Time Stamp.

uint32\_t rtr1  
CAN FD frame data length code (DLC), range see `flexcan_fd_frame_length`, When the length  $\leq 8$ , it equal to the data length, otherwise the number of valid frame data is not equal to the length value. user can use `DLC_LENGTH_DECODE(length)` macro to get the number of valid data bytes.

uint32\_t std1  
CAN Frame Type(DATA or REMOTE).

uint32\_t rtr2  
CAN Frame Identifier(STD or EXT format).

uint32\_t std2  
Substitute Remote request.

struct flexcan\_enhanced\_rx\_fifo\_config  
*#include <fsl\_flexcan.h>* FlexCAN Enhanced Rx FIFO configuration structure.

### Public Members

uint32\_t \*idFilterTable  
Pointer to the FlexCAN Enhanced Rx FIFO identifier filter table, each table member occupies 32 bit word, table size should be equal to `idFilterNum`. There are two types of Enhanced Rx FIFO filter elements that can be stored in table : extended-ID filter element (1 word, occupie 1 table members) and standard-ID filter element (2 words, occupies 2 table members), the extended-ID filter element needs to be placed in front of the table.

uint8\_t idFilterPairNum  
`idFilterPairNum` is the Enhanced Rx FIFO identifier filter element pair numbers, each pair of filter elements occupies 2 words and can consist of one extended ID filter element or two standard ID filter elements.

uint8\_t extendIdFilterNum  
The number of extended ID filter element items in the FlexCAN enhanced Rx FIFO identifier filter table, each extended-ID filter element occupies 2 words, `extendIdFilterNum` need less than or equal to `idFilterPairNum`.

uint8\_t fifoWatermark  
(`fifoWatermark + 1`) is the minimum number of CAN messages stored in the Enhanced RX FIFO which can trigger FIFO watermark interrupt or a DMA request.

*flexcan\_efifo\_dma\_per\_read\_length\_t* dmaPerReadLength

Define the length of each read of the Enhanced RX FIFO element by the DAM, see *\_flexcan\_fd\_frame\_length*.

*flexcan\_rx\_fifo\_priority\_t* priority

The FlexCAN Enhanced Rx FIFO receive priority.

struct *\_flexcan\_mb\_transfer*

*#include <fsl\_flexcan.h>* FlexCAN Message Buffer transfer.

### Public Members

*flexcan\_frame\_t* \*frame

The buffer of CAN Message to be transfer.

uint8\_t mbIdx

The index of Message buffer used to transfer Message.

struct *\_flexcan\_fifo\_transfer*

*#include <fsl\_flexcan.h>* FlexCAN Rx FIFO transfer.

### Public Members

*flexcan\_fd\_frame\_t* \*framefd

The buffer of CAN Message to be received from Enhanced Rx FIFO.

*flexcan\_frame\_t* \*frame

The buffer of CAN Message to be received from Legacy Rx FIFO.

size\_t frameNum

Number of CAN Message need to be received from Legacy or Enhanced Rx FIFO.

struct *\_flexcan\_handle*

*#include <fsl\_flexcan.h>* FlexCAN handle structure.

### Public Members

*flexcan\_transfer\_callback\_t* callback

Callback function.

void \*userData

FlexCAN callback function parameter.

*flexcan\_frame\_t* \*volatile mbFrameBuf[CAN\_WORD1\_COUNT]

The buffer for received CAN data from Message Buffers.

*flexcan\_fd\_frame\_t* \*volatile mbFDFrameBuf[CAN\_WORD1\_COUNT]

The buffer for received CAN FD data from Message Buffers.

*flexcan\_frame\_t* \*volatile rxFifoFrameBuf

The buffer for received CAN data from Legacy Rx FIFO.

*flexcan\_fd\_frame\_t* \*volatile rxFifoFDFrameBuf

The buffer for received CAN FD data from Enhanced Rx FIFO.

size\_t rxFifoFrameNum

The number of CAN messages remaining to be received from Legacy or Enhanced Rx FIFO.

size\_t rxFifoTransferTotalNum

Total CAN Message number need to be received from Legacy or Enhanced Rx FIFO.

volatile uint8\_t mbState[CAN\_WORD1\_COUNT]

Message Buffer transfer state.

volatile uint8\_t rxFifoState

Rx FIFO transfer state.

volatile uint32\_t timestamp[CAN\_WORD1\_COUNT]

Mailbox transfer timestamp.

struct byteStatus

### Public Members

bool byteIsRead

The byte n (0~3) was read or not. The type of error and which bit in byte (n) is affected by the error.

struct \_\_unnamed17\_\_

### Public Members

uint32\_t timestamp

FlexCAN internal Free-Running Counter Time Stamp.

uint32\_t length

CAN frame data length in bytes (Range: 0~8).

uint32\_t type

CAN Frame Type(DATA or REMOTE).

uint32\_t format

CAN Frame Identifier(STD or EXT format).

uint32\_t \_\_pad0\_\_

Reserved.

uint32\_t idhit

CAN Rx FIFO filter hit id(This value is only used in Rx FIFO receive mode).

struct \_\_unnamed19\_\_

### Public Members

uint32\_t id

CAN Frame Identifier, should be set using FLEXCAN\_ID\_EXT() or FLEXCAN\_ID\_STD() macro.

uint32\_t \_\_pad0\_\_

Reserved.

union \_\_unnamed21\_\_

**Public Members**

```
struct __flexcan_frame
```

```
struct __flexcan_frame
```

```
struct __unnamed23__
```

**Public Members**

```
uint32_t dataWord0
```

CAN Frame payload word0.

```
uint32_t dataWord1
```

CAN Frame payload word1.

```
struct __unnamed25__
```

**Public Members**

```
uint8_t dataByte3
```

CAN Frame payload byte3.

```
uint8_t dataByte2
```

CAN Frame payload byte2.

```
uint8_t dataByte1
```

CAN Frame payload byte1.

```
uint8_t dataByte0
```

CAN Frame payload byte0.

```
uint8_t dataByte7
```

CAN Frame payload byte7.

```
uint8_t dataByte6
```

CAN Frame payload byte6.

```
uint8_t dataByte5
```

CAN Frame payload byte5.

```
uint8_t dataByte4
```

CAN Frame payload byte4.

```
struct __unnamed27__
```

**Public Members**

```
uint32_t timestamp
```

FlexCAN internal Free-Running Counter Time Stamp.

```
uint32_t length
```

CAN FD frame data length code (DLC), range see `_flexcan_fd_frame_length`, When the `length <= 8`, it equal to the data length, otherwise the number of valid frame data is not equal to the length value. user can use `DLC_LENGTH_DECODE(length)` macro to get the number of valid data bytes.

```
uint32_t type
```

CAN Frame Type(DATA or REMOTE).

uint32\_t format  
CAN Frame Identifier(STD or EXT format).

uint32\_t srr  
Substitute Remote request.

uint32\_t esi  
Error State Indicator.

uint32\_t brs  
Bit Rate Switch.

uint32\_t edl  
Extended Data Length.

struct \_\_unnamed29\_\_

### Public Members

uint32\_t id  
CAN Frame Identifier, should be set using FLEXCAN\_ID\_EXT() or FLEXCAN\_ID\_STD() macro.

uint32\_t \_\_pad0\_\_  
Reserved.

union \_\_unnamed31\_\_

### Public Members

struct \_flexcan\_fd\_frame

struct \_flexcan\_fd\_frame

struct \_\_unnamed33\_\_

### Public Members

uint32\_t dataWord[16]  
CAN FD Frame payload, 16 double word maximum.

struct \_\_unnamed35\_\_

### Public Members

uint8\_t dataByte3  
CAN Frame payload byte3.

uint8\_t dataByte2  
CAN Frame payload byte2.

uint8\_t dataByte1  
CAN Frame payload byte1.

uint8\_t dataByte0  
CAN Frame payload byte0.

uint8\_t dataByte7  
CAN Frame payload byte7.

uint8\_t dataByte6  
CAN Frame payload byte6.

uint8\_t dataByte5  
CAN Frame payload byte5.

uint8\_t dataByte4  
CAN Frame payload byte4.

union \_\_unnamed37\_\_

### Public Members

struct \_\_flexcan\_config

struct \_\_flexcan\_config

struct \_\_unnamed39\_\_

### Public Members

uint32\_t baudRate  
FlexCAN bit rate in bps, for classical CAN or CANFD nominal phase.

uint32\_t baudRateFD  
FlexCAN FD bit rate in bps, for CANFD data phase.

struct \_\_unnamed41\_\_

### Public Members

uint32\_t bitRate  
FlexCAN bit rate in bps, for classical CAN or CANFD nominal phase.

uint32\_t bitRateFD  
FlexCAN FD bit rate in bps, for CANFD data phase.

union \_\_unnamed43\_\_

### Public Members

struct \_\_flexcan\_pn\_config

< The data target values 1 which used either for data match “equal to”, “smaller than”, “greater than” comparisons, or as the lower limit value in data match “range detection”.

struct \_\_flexcan\_pn\_config

struct \_\_unnamed47\_\_

< The data target values 1 which used either for data match “equal to”, “smaller than”, “greater than” comparisons, or as the lower limit value in data match “range detection”.

**Public Members**

uint32\_t lowerWord0  
CAN Frame payload word0.

uint32\_t lowerWord1  
CAN Frame payload word1.

struct \_\_unnamed49\_\_

**Public Members**

uint8\_t lowerByte3  
CAN Frame payload byte3.

uint8\_t lowerByte2  
CAN Frame payload byte2.

uint8\_t lowerByte1  
CAN Frame payload byte1.

uint8\_t lowerByte0  
CAN Frame payload byte0.

uint8\_t lowerByte7  
CAN Frame payload byte7.

uint8\_t lowerByte6  
CAN Frame payload byte6.

uint8\_t lowerByte5  
CAN Frame payload byte5.

uint8\_t lowerByte4  
CAN Frame payload byte4.

union \_\_unnamed45\_\_

**Public Members**

struct \_\_flexcan\_pn\_config

< The data target values 2 which used only as the upper limit value in data match “range detection” or used to store the data mask in “equal to”.

struct \_\_flexcan\_pn\_config

struct \_\_unnamed51\_\_

< The data target values 2 which used only as the upper limit value in data match “range detection” or used to store the data mask in “equal to”.

**Public Members**

uint32\_t upperWord0  
CAN Frame payload word0.

```
uint32_t upperWord1
    CAN Frame payload word1.
struct __unnamed53__
```

### Public Members

```
uint8_t upperByte3
    CAN Frame payload byte3.
```

```
uint8_t upperByte2
    CAN Frame payload byte2.
```

```
uint8_t upperByte1
    CAN Frame payload byte1.
```

```
uint8_t upperByte0
    CAN Frame payload byte0.
```

```
uint8_t upperByte7
    CAN Frame payload byte7.
```

```
uint8_t upperByte6
    CAN Frame payload byte6.
```

```
uint8_t upperByte5
    CAN Frame payload byte5.
```

```
uint8_t upperByte4
    CAN Frame payload byte4.
```

## 2.15 FlexCAN eDMA Driver

```
void FLEXCAN_TransferCreateHandleEDMA(CAN_Type *base, flexcan_edma_handle_t *handle,
    flexcan_edma_transfer_callback_t callback, void
    *userData, edma_handle_t *rxFifoEdmaHandle)
```

Initializes the FlexCAN handle, which is used in transactional functions.

### Parameters

- base – FlexCAN peripheral base address.
- handle – Pointer to flexcan\_edma\_handle\_t structure.
- callback – The callback function.
- userData – The parameter of the callback function.
- rxFifoEdmaHandle – User-requested DMA handle for Rx FIFO DMA transfer.

```
void FLEXCAN_PrepareTransfConfiguration(CAN_Type *base, flexcan_fifo_transfer_t *pFifoXfer,
    edma_transfer_config_t *pEdmaConfig)
```

Prepares the eDMA transfer configuration for FLEXCAN Legacy RX FIFO.

This function prepares the eDMA transfer configuration structure according to FLEXCAN Legacy RX FIFO.

### Parameters

- base – FlexCAN peripheral base address.

- pFifoXfer – FlexCAN Rx FIFO EDMA transfer structure, see flexcan\_fifo\_transfer\_t.
- pEdmaConfig – The user configuration structure of type edma\_transfer\_t.

*status\_t* FLEXCAN\_StartTransferDatafromRxFIFO(CAN\_Type \*base, flexcan\_edma\_handle\_t \*handle, edma\_transfer\_config\_t \*pEdmaConfig)

Start Transfer Data from the FLEXCAN Legacy Rx FIFO using eDMA.

This function to Update edma transfer configuration and Start eDMA transfer

#### Parameters

- base – FlexCAN peripheral base address.
- handle – Pointer to flexcan\_edma\_handle\_t structure.
- pEdmaConfig – The user configuration structure of type edma\_transfer\_t.

#### Return values

- kStatus\_Success – if succeed, others failed.
- kStatus\_FLEXCAN\_RxFifoBusy – Previous transfer ongoing.

*status\_t* FLEXCAN\_TransferReceiveFifoEDMA(CAN\_Type \*base, flexcan\_edma\_handle\_t \*handle, flexcan\_fifo\_transfer\_t \*pFifoXfer)

Receives the CAN Message from the Legacy Rx FIFO using eDMA.

This function receives the CAN Message using eDMA. This is a non-blocking function, which returns right away. After the CAN Message is received, the receive callback function is called.

#### Parameters

- base – FlexCAN peripheral base address.
- handle – Pointer to flexcan\_edma\_handle\_t structure.
- pFifoXfer – FlexCAN Rx FIFO EDMA transfer structure, see flexcan\_fifo\_transfer\_t.

#### Return values

- kStatus\_Success – if succeed, others failed.
- kStatus\_FLEXCAN\_RxFifoBusy – Previous transfer ongoing.

*status\_t* FLEXCAN\_TransferGetReceiveFifoCountEMDA(CAN\_Type \*base, flexcan\_edma\_handle\_t \*handle, size\_t \*count)

Gets the Legacy Rx Fifo transfer status during a interrupt non-blocking receive.

#### Parameters

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.
- count – Number of CAN messages receive so far by the non-blocking transaction.

#### Return values

- kStatus\_InvalidArgument – count is Invalid.
- kStatus\_Success – Successfully return the count.

```
void FLEXCAN_TransferAbortReceiveFifoEDMA(CAN_Type *base, flexcan_edma_handle_t
                                         *handle)
```

Aborts the receive Legacy/Enhanced Rx FIFO process which used eDMA.

This function aborts the receive Legacy/Enhanced Rx FIFO process which used eDMA.

#### Parameters

- base – FlexCAN peripheral base address.
- handle – Pointer to flexcan\_edma\_handle\_t structure.

```
status_t FLEXCAN_TransferReceiveEnhancedFifoEDMA(CAN_Type *base, flexcan_edma_handle_t
                                                  *handle, flexcan_fifo_transfer_t
                                                  *pFifoXfer)
```

Receives the CAN FD Message from the Enhanced Rx FIFO using eDMA.

This function receives the CAN FD Message using eDMA. This is a non-blocking function, which returns right away. After the CAN Message is received, the receive callback function is called.

#### Parameters

- base – FlexCAN peripheral base address.
- handle – Pointer to flexcan\_edma\_handle\_t structure.
- pFifoXfer – FlexCAN Rx FIFO EDMA transfer structure, see flexcan\_fifo\_transfer\_t.

#### Return values

- kStatus\_Success – if succeed, others failed.
- kStatus\_FLEXCAN\_RxFifoBusy – Previous transfer ongoing.

```
static inline status_t FLEXCAN_TransferGetReceiveEnhancedFifoCountEMDA(CAN_Type *base,
                                                                        flex-
                                                                        can_edma_handle_t
                                                                        *handle, size_t
                                                                        *count)
```

Gets the Enhanced Rx Fifo transfer status during a interrupt non-blocking receive.

#### Parameters

- base – FlexCAN peripheral base address.
- handle – FlexCAN handle pointer.
- count – Number of CAN messages receive so far by the non-blocking transaction.

#### Return values

- kStatus\_InvalidArgument – count is Invalid.
- kStatus\_Success – Successfully return the count.

```
FSL_FLEXCAN_EDMA_DRIVER_VERSION
```

FlexCAN EDMA driver version.

```
typedef struct flexcan_edma_handle flexcan_edma_handle_t
```

```
typedef void (*flexcan_edma_transfer_callback_t)(CAN_Type *base, flexcan_edma_handle_t
*handle, status_t status, void *userData)
```

FlexCAN transfer callback function.

```
struct flexcan_edma_handle
```

```
#include <fsl_flexcan_edma.h> FlexCAN eDMA handle.
```

### Public Members

*flexcan\_edma\_transfer\_callback\_t* callback

Callback function.

void \*userData

FlexCAN callback function parameter.

*edma\_handle\_t* \*rxFifoEdmaHandle

The EDMA handler for Rx FIFO.

volatile uint8\_t rxFifoState

Rx FIFO transfer state.

size\_t frameNum

The number of messages that need to be received.

*flexcan\_fd\_frame\_t* \*framefd

Point to the buffer of CAN Message to be received from Enhanced Rx FIFO.

## 2.16 FlexIO: FlexIO Driver

### 2.17 FlexIO Driver

void FLEXIO\_GetDefaultConfig(*flexio\_config\_t* \*userConfig)

Gets the default configuration to configure the FlexIO module. The configuration can be used directly to call the FLEXIO\_Configure().

Example:

```
flexio_config_t config;
FLEXIO_GetDefaultConfig(&config);
```

#### Parameters

- userConfig – pointer to flexio\_config\_t structure

void FLEXIO\_Init(FLEXIO\_Type \*base, const *flexio\_config\_t* \*userConfig)

Configures the FlexIO with a FlexIO configuration. The configuration structure can be filled by the user or be set with default values by FLEXIO\_GetDefaultConfig().

Example

```
flexio_config_t config = {
    .enableFlexio = true,
    .enableInDoze = false,
    .enableInDebug = true,
    .enableFastAccess = false
};
FLEXIO_Configure(base, &config);
```

#### Parameters

- base – FlexIO peripheral base address
- userConfig – pointer to flexio\_config\_t structure

```
void FLEXIO_Deinit(FLEXIO_Type *base)
```

Gates the FlexIO clock. Call this API to stop the FlexIO clock.

---

**Note:** After calling this API, call the FLEXIO\_Init to use the FlexIO module.

---

#### Parameters

- base – FlexIO peripheral base address

```
uint32_t FLEXIO_GetInstance(FLEXIO_Type *base)
```

Get instance number for FLEXIO module.

#### Parameters

- base – FLEXIO peripheral base address.

```
void FLEXIO_Reset(FLEXIO_Type *base)
```

Resets the FlexIO module.

#### Parameters

- base – FlexIO peripheral base address

```
static inline void FLEXIO_Enable(FLEXIO_Type *base, bool enable)
```

Enables the FlexIO module operation.

#### Parameters

- base – FlexIO peripheral base address
- enable – true to enable, false to disable.

```
static inline uint32_t FLEXIO_ReadPinInput(FLEXIO_Type *base)
```

Reads the input data on each of the FlexIO pins.

#### Parameters

- base – FlexIO peripheral base address

#### Returns

FlexIO pin input data

```
static inline uint8_t FLEXIO_GetShifterState(FLEXIO_Type *base)
```

Gets the current state pointer for state mode use.

#### Parameters

- base – FlexIO peripheral base address

#### Returns

current State pointer

```
void FLEXIO_SetShifterConfig(FLEXIO_Type *base, uint8_t index, const flexio_shifter_config_t *shifterConfig)
```

Configures the shifter with the shifter configuration. The configuration structure covers both the SHIFTCTL and SHIFTCFG registers. To configure the shifter to the proper mode, select which timer controls the shifter to shift, whether to generate start bit/stop bit, and the polarity of start bit and stop bit.

#### Example

```
flexio_shifter_config_t config = {
    .timerSelect = 0,
    .timerPolarity = kFLEXIO_ShifterTimerPolarityOnPositive,
    .pinConfig = kFLEXIO_PinConfigOpenDrainOrBidirection,
```

(continues on next page)

(continued from previous page)

```
.pinPolarity = kFLEXIO_PinActiveLow,
.shifterMode = kFLEXIO_ShifterModeTransmit,
.inputSource = kFLEXIO_ShifterInputFromPin,
.shifterStop = kFLEXIO_ShifterStopBitHigh,
.shifterStart = kFLEXIO_ShifterStartBitLow
};
FLEXIO_SetShifterConfig(base, &config);
```

### Parameters

- base – FlexIO peripheral base address
- index – Shifter index
- shifterConfig – Pointer to flexio\_shifter\_config\_t structure

```
void FLEXIO_SetTimerConfig(FLEXIO_Type *base, uint8_t index, const flexio_timer_config_t
                          *timerConfig)
```

Configures the timer with the timer configuration. The configuration structure covers both the TIMCTL and TIMCFG registers. To configure the timer to the proper mode, select trigger source for timer and the timer pin output and the timing for timer.

### Example

```
flexio_timer_config_t config = {
.triggerSelect = FLEXIO_TIMER_TRIGGER_SEL_SHIFThnSTAT(0),
.triggerPolarity = kFLEXIO_TimerTriggerPolarityActiveLow,
.triggerSource = kFLEXIO_TimerTriggerSourceInternal,
.pinConfig = kFLEXIO_PinConfigOpenDrainOrBidirection,
.pinSelect = 0,
.pinPolarity = kFLEXIO_PinActiveHigh,
.timerMode = kFLEXIO_TimerModeDual8BitBaudBit,
.timerOutput = kFLEXIO_TimerOutputZeroNotAffectedByReset,
.timerDecrement = kFLEXIO_TimerDecSrcOnFlexIOClockShiftTimerOutput,
.timerReset = kFLEXIO_TimerResetOnTimerPinEqualToTimerOutput,
.timerDisable = kFLEXIO_TimerDisableOnTimerCompare,
.timerEnable = kFLEXIO_TimerEnableOnTriggerHigh,
.timerStop = kFLEXIO_TimerStopBitEnableOnTimerDisable,
.timerStart = kFLEXIO_TimerStartBitEnabled
};
FLEXIO_SetTimerConfig(base, &config);
```

### Parameters

- base – FlexIO peripheral base address
- index – Timer index
- timerConfig – Pointer to the flexio\_timer\_config\_t structure

```
static inline void FLEXIO_SetClockMode(FLEXIO_Type *base, uint8_t index,
                                       flexio_timer_decrement_source_t clocksource)
```

This function set the value of the prescaler on flexio channels.

### Parameters

- base – Pointer to the FlexIO simulated peripheral type.
- index – Timer index
- clocksource – Set clock value

---

```
static inline void FLEXIO_EnableShifterStatusInterrupts(FLEXIO_Type *base, uint32_t mask)
```

Enables the shifter status interrupt. The interrupt generates when the corresponding SSF is set.

---

**Note:** For multiple shifter status interrupt enable, for example, two shifter status enable, can calculate the mask by using  $((1 \ll \text{shifter index0}) | (1 \ll \text{shifter index1}))$

---

#### Parameters

- base – FlexIO peripheral base address
- mask – The shifter status mask which can be calculated by  $(1 \ll \text{shifter index})$

```
static inline void FLEXIO_DisableShifterStatusInterrupts(FLEXIO_Type *base, uint32_t mask)
```

Disables the shifter status interrupt. The interrupt won't generate when the corresponding SSF is set.

---

**Note:** For multiple shifter status interrupt enable, for example, two shifter status enable, can calculate the mask by using  $((1 \ll \text{shifter index0}) | (1 \ll \text{shifter index1}))$

---

#### Parameters

- base – FlexIO peripheral base address
- mask – The shifter status mask which can be calculated by  $(1 \ll \text{shifter index})$

```
static inline void FLEXIO_EnableShifterErrorInterrupts(FLEXIO_Type *base, uint32_t mask)
```

Enables the shifter error interrupt. The interrupt generates when the corresponding SEF is set.

---

**Note:** For multiple shifter error interrupt enable, for example, two shifter error enable, can calculate the mask by using  $((1 \ll \text{shifter index0}) | (1 \ll \text{shifter index1}))$

---

#### Parameters

- base – FlexIO peripheral base address
- mask – The shifter error mask which can be calculated by  $(1 \ll \text{shifter index})$

```
static inline void FLEXIO_DisableShifterErrorInterrupts(FLEXIO_Type *base, uint32_t mask)
```

Disables the shifter error interrupt. The interrupt won't generate when the corresponding SEF is set.

---

**Note:** For multiple shifter error interrupt enable, for example, two shifter error enable, can calculate the mask by using  $((1 \ll \text{shifter index0}) | (1 \ll \text{shifter index1}))$

---

#### Parameters

- base – FlexIO peripheral base address
- mask – The shifter error mask which can be calculated by  $(1 \ll \text{shifter index})$

static inline void FLEXIO\_EnableTimerStatusInterrupts(FLEXIO\_Type \*base, uint32\_t mask)  
Enables the timer status interrupt. The interrupt generates when the corresponding SSF is set.

---

**Note:** For multiple timer status interrupt enable, for example, two timer status enable, can calculate the mask by using  $((1 \ll \text{timer index0}) | (1 \ll \text{timer index1}))$

---

**Parameters**

- base – FlexIO peripheral base address
- mask – The timer status mask which can be calculated by  $(1 \ll \text{timer index})$

static inline void FLEXIO\_DisableTimerStatusInterrupts(FLEXIO\_Type \*base, uint32\_t mask)  
Disables the timer status interrupt. The interrupt won't generate when the corresponding SSF is set.

---

**Note:** For multiple timer status interrupt enable, for example, two timer status enable, can calculate the mask by using  $((1 \ll \text{timer index0}) | (1 \ll \text{timer index1}))$

---

**Parameters**

- base – FlexIO peripheral base address
- mask – The timer status mask which can be calculated by  $(1 \ll \text{timer index})$

static inline uint32\_t FLEXIO\_GetShifterStatusFlags(FLEXIO\_Type \*base)  
Gets the shifter status flags.

**Parameters**

- base – FlexIO peripheral base address

**Returns**

Shifter status flags

static inline void FLEXIO\_ClearShifterStatusFlags(FLEXIO\_Type \*base, uint32\_t mask)  
Clears the shifter status flags.

---

**Note:** For clearing multiple shifter status flags, for example, two shifter status flags, can calculate the mask by using  $((1 \ll \text{shifter index0}) | (1 \ll \text{shifter index1}))$

---

**Parameters**

- base – FlexIO peripheral base address
- mask – The shifter status mask which can be calculated by  $(1 \ll \text{shifter index})$

static inline uint32\_t FLEXIO\_GetShifterErrorFlags(FLEXIO\_Type \*base)  
Gets the shifter error flags.

**Parameters**

- base – FlexIO peripheral base address

**Returns**

Shifter error flags

```
static inline void FLEXIO_ClearShifterErrorFlags(FLEXIO_Type *base, uint32_t mask)
```

Clears the shifter error flags.

---

**Note:** For clearing multiple shifter error flags, for example, two shifter error flags, can calculate the mask by using  $((1 \ll \text{shifter index0}) | (1 \ll \text{shifter index1}))$

---

#### Parameters

- base – FlexIO peripheral base address
- mask – The shifter error mask which can be calculated by  $(1 \ll \text{shifter index})$

```
static inline uint32_t FLEXIO_GetTimerStatusFlags(FLEXIO_Type *base)
```

Gets the timer status flags.

#### Parameters

- base – FlexIO peripheral base address

#### Returns

Timer status flags

```
static inline void FLEXIO_ClearTimerStatusFlags(FLEXIO_Type *base, uint32_t mask)
```

Clears the timer status flags.

---

**Note:** For clearing multiple timer status flags, for example, two timer status flags, can calculate the mask by using  $((1 \ll \text{timer index0}) | (1 \ll \text{timer index1}))$

---

#### Parameters

- base – FlexIO peripheral base address
- mask – The timer status mask which can be calculated by  $(1 \ll \text{timer index})$

```
static inline void FLEXIO_EnableShifterStatusDMA(FLEXIO_Type *base, uint32_t mask, bool enable)
```

Enables/disables the shifter status DMA. The DMA request generates when the corresponding SSF is set.

---

**Note:** For multiple shifter status DMA enables, for example, calculate the mask by using  $((1 \ll \text{shifter index0}) | (1 \ll \text{shifter index1}))$

---

#### Parameters

- base – FlexIO peripheral base address
- mask – The shifter status mask which can be calculated by  $(1 \ll \text{shifter index})$
- enable – True to enable, false to disable.

```
uint32_t FLEXIO_GetShifterBufferAddress(FLEXIO_Type *base, flexio_shifter_buffer_type_t type, uint8_t index)
```

Gets the shifter buffer address for the DMA transfer usage.

#### Parameters

- base – FlexIO peripheral base address
- type – Shifter type of `flexio_shifter_buffer_type_t`

- index – Shifter index

**Returns**

Corresponding shifter buffer index

`status_t FLEXIO_RegisterHandleIRQ(void *base, void *handle, flexio_isr_t isr)`

Registers the handle and the interrupt handler for the FlexIO-simulated peripheral.

**Parameters**

- base – Pointer to the FlexIO simulated peripheral type.
- handle – Pointer to the handler for FlexIO simulated peripheral.
- isr – FlexIO simulated peripheral interrupt handler.

**Return values**

- `kStatus_Success` – Successfully create the handle.
- `kStatus_OutOfRange` – The FlexIO type/handle/ISR table out of range.

`status_t FLEXIO_UnregisterHandleIRQ(void *base)`

Unregisters the handle and the interrupt handler for the FlexIO-simulated peripheral.

**Parameters**

- base – Pointer to the FlexIO simulated peripheral type.

**Return values**

- `kStatus_Success` – Successfully create the handle.
- `kStatus_OutOfRange` – The FlexIO type/handle/ISR table out of range.

`static inline void FLEXIO_ClearPortOutput(FLEXIO_Type *base, uint32_t mask)`

Sets the output level of the multiple FLEXIO pins to the logic 0.

**Parameters**

- base – FlexIO peripheral base address
- mask – FLEXIO pin number mask

`static inline void FLEXIO_SetPortOutput(FLEXIO_Type *base, uint32_t mask)`

Sets the output level of the multiple FLEXIO pins to the logic 1.

**Parameters**

- base – FlexIO peripheral base address
- mask – FLEXIO pin number mask

`static inline void FLEXIO_TogglePortOutput(FLEXIO_Type *base, uint32_t mask)`

Reverses the current output logic of the multiple FLEXIO pins.

**Parameters**

- base – FlexIO peripheral base address
- mask – FLEXIO pin number mask

`static inline void FLEXIO_PinWrite(FLEXIO_Type *base, uint32_t pin, uint8_t output)`

Sets the output level of the FLEXIO pins to the logic 1 or 0.

**Parameters**

- base – FlexIO peripheral base address
- pin – FLEXIO pin number.
- output – FLEXIO pin output logic level.

- 0: corresponding pin output low-logic level.
- 1: corresponding pin output high-logic level.

static inline void FLEXIO\_EnablePinOutput(FLEXIO\_Type \*base, uint32\_t pin)

Enables the FLEXIO output pin function.

#### Parameters

- base – FlexIO peripheral base address
- pin – FLEXIO pin number.

static inline uint32\_t FLEXIO\_PinRead(FLEXIO\_Type \*base, uint32\_t pin)

Reads the current input value of the FLEXIO pin.

#### Parameters

- base – FlexIO peripheral base address
- pin – FLEXIO pin number.

#### Return values

FLEXIO – port input value

- 0: corresponding pin input low-logic level.
- 1: corresponding pin input high-logic level.

static inline uint32\_t FLEXIO\_GetPinStatus(FLEXIO\_Type \*base, uint32\_t pin)

Gets the FLEXIO input pin status.

#### Parameters

- base – FlexIO peripheral base address
- pin – FLEXIO pin number.

#### Return values

FLEXIO – port input status

- 0: corresponding pin input capture no status.
- 1: corresponding pin input capture rising or falling edge.

static inline void FLEXIO\_SetPinLevel(FLEXIO\_Type \*base, uint8\_t pin, bool level)

Sets the FLEXIO output pin level.

#### Parameters

- base – FlexIO peripheral base address
- pin – FlexIO pin number.
- level – FlexIO output pin level to set, can be either 0 or 1.

static inline bool FLEXIO\_GetPinOverride(const FLEXIO\_Type \*const base, uint8\_t pin)

Gets the enabled status of a FLEXIO output pin.

#### Parameters

- base – FlexIO peripheral base address
- pin – FlexIO pin number.

#### Return values

FlexIO – port enabled status

- 0: corresponding output pin is in disabled state.
- 1: corresponding output pin is in enabled state.

static inline void FLEXIO\_ConfigPinOverride(FLEXIO\_Type \*base, uint8\_t pin, bool enabled)

Enables or disables a FLEXIO output pin.

**Parameters**

- base – FlexIO peripheral base address
- pin – Flexio pin number.
- enabled – Enable or disable the FlexIO pin.

static inline void FLEXIO\_ClearPortStatus(FLEXIO\_Type \*base, uint32\_t mask)

Clears the multiple FLEXIO input pins status.

**Parameters**

- base – FlexIO peripheral base address
- mask – FLEXIO pin number mask

FSL\_FLEXIO\_DRIVER\_VERSION

FlexIO driver version.

enum \_flexio\_timer\_trigger\_polarity

Define time of timer trigger polarity.

*Values:*

enumerator kFLEXIO\_TimerTriggerPolarityActiveHigh  
Active high.

enumerator kFLEXIO\_TimerTriggerPolarityActiveLow  
Active low.

enum \_flexio\_timer\_trigger\_source

Define type of timer trigger source.

*Values:*

enumerator kFLEXIO\_TimerTriggerSourceExternal  
External trigger selected.

enumerator kFLEXIO\_TimerTriggerSourceInternal  
Internal trigger selected.

enum \_flexio\_pin\_config

Define type of timer/shifter pin configuration.

*Values:*

enumerator kFLEXIO\_PinConfigOutputDisabled  
Pin output disabled.

enumerator kFLEXIO\_PinConfigOpenDrainOrBidirection  
Pin open drain or bidirectional output enable.

enumerator kFLEXIO\_PinConfigBidirectionOutputData  
Pin bidirectional output data.

enumerator kFLEXIO\_PinConfigOutput  
Pin output.

enum \_flexio\_pin\_polarity

Definition of pin polarity.

*Values:*

enumerator kFLEXIO\_PinActiveHigh  
Active high.

enumerator kFLEXIO\_PinActiveLow  
Active low.

enum \_flexio\_timer\_mode  
Define type of timer work mode.

*Values:*

enumerator kFLEXIO\_TimerModeDisabled  
Timer Disabled.

enumerator kFLEXIO\_TimerModeDual8BitBaudBit  
Dual 8-bit counters baud/bit mode.

enumerator kFLEXIO\_TimerModeDual8BitPWM  
Dual 8-bit counters PWM mode.

enumerator kFLEXIO\_TimerModeSingle16Bit  
Single 16-bit counter mode.

enumerator kFLEXIO\_TimerModeDual8BitPWMLow  
Dual 8-bit counters PWM Low mode.

enum \_flexio\_timer\_output  
Define type of timer initial output or timer reset condition.

*Values:*

enumerator kFLEXIO\_TimerOutputOneNotAffectedByReset  
Logic one when enabled and is not affected by timer reset.

enumerator kFLEXIO\_TimerOutputZeroNotAffectedByReset  
Logic zero when enabled and is not affected by timer reset.

enumerator kFLEXIO\_TimerOutputOneAffectedByReset  
Logic one when enabled and on timer reset.

enumerator kFLEXIO\_TimerOutputZeroAffectedByReset  
Logic zero when enabled and on timer reset.

enum \_flexio\_timer\_decrement\_source  
Define type of timer decrement.

*Values:*

enumerator kFLEXIO\_TimerDecSrcOnFlexIOClockShiftTimerOutput  
Decrement counter on FlexIO clock, Shift clock equals Timer output.

enumerator kFLEXIO\_TimerDecSrcOnTriggerInputShiftTimerOutput  
Decrement counter on Trigger input (both edges), Shift clock equals Timer output.

enumerator kFLEXIO\_TimerDecSrcOnPinInputShiftPinInput  
Decrement counter on Pin input (both edges), Shift clock equals Pin input.

enumerator kFLEXIO\_TimerDecSrcOnTriggerInputShiftTriggerInput  
Decrement counter on Trigger input (both edges), Shift clock equals Trigger input.

enum \_flexio\_timer\_reset\_condition  
Define type of timer reset condition.

*Values:*

enumerator kFLEXIO\_TimerResetNever

Timer never reset.

enumerator kFLEXIO\_TimerResetOnTimerPinEqualToTimerOutput

Timer reset on Timer Pin equal to Timer Output.

enumerator kFLEXIO\_TimerResetOnTimerTriggerEqualToTimerOutput

Timer reset on Timer Trigger equal to Timer Output.

enumerator kFLEXIO\_TimerResetOnTimerPinRisingEdge

Timer reset on Timer Pin rising edge.

enumerator kFLEXIO\_TimerResetOnTimerTriggerRisingEdge

Timer reset on Trigger rising edge.

enumerator kFLEXIO\_TimerResetOnTimerTriggerBothEdge

Timer reset on Trigger rising or falling edge.

enum \_flexio\_timer\_disable\_condition

Define type of timer disable condition.

*Values:*

enumerator kFLEXIO\_TimerDisableNever

Timer never disabled.

enumerator kFLEXIO\_TimerDisableOnPreTimerDisable

Timer disabled on Timer N-1 disable.

enumerator kFLEXIO\_TimerDisableOnTimerCompare

Timer disabled on Timer compare.

enumerator kFLEXIO\_TimerDisableOnTimerCompareTriggerLow

Timer disabled on Timer compare and Trigger Low.

enumerator kFLEXIO\_TimerDisableOnPinBothEdge

Timer disabled on Pin rising or falling edge.

enumerator kFLEXIO\_TimerDisableOnPinBothEdgeTriggerHigh

Timer disabled on Pin rising or falling edge provided Trigger is high.

enumerator kFLEXIO\_TimerDisableOnTriggerFallingEdge

Timer disabled on Trigger falling edge.

enum \_flexio\_timer\_enable\_condition

Define type of timer enable condition.

*Values:*

enumerator kFLEXIO\_TimerEnabledAlways

Timer always enabled.

enumerator kFLEXIO\_TimerEnableOnPrevTimerEnable

Timer enabled on Timer N-1 enable.

enumerator kFLEXIO\_TimerEnableOnTriggerHigh

Timer enabled on Trigger high.

enumerator kFLEXIO\_TimerEnableOnTriggerHighPinHigh

Timer enabled on Trigger high and Pin high.

enumerator kFLEXIO\_TimerEnableOnPinRisingEdge

Timer enabled on Pin rising edge.

enumerator kFLEXIO\_TimerEnableOnPinRisingEdgeTriggerHigh  
Timer enabled on Pin rising edge and Trigger high.

enumerator kFLEXIO\_TimerEnableOnTriggerRisingEdge  
Timer enabled on Trigger rising edge.

enumerator kFLEXIO\_TimerEnableOnTriggerBothEdge  
Timer enabled on Trigger rising or falling edge.

enum \_flexio\_timer\_stop\_bit\_condition  
Define type of timer stop bit generate condition.

*Values:*

enumerator kFLEXIO\_TimerStopBitDisabled  
Stop bit disabled.

enumerator kFLEXIO\_TimerStopBitEnableOnTimerCompare  
Stop bit is enabled on timer compare.

enumerator kFLEXIO\_TimerStopBitEnableOnTimerDisable  
Stop bit is enabled on timer disable.

enumerator kFLEXIO\_TimerStopBitEnableOnTimerCompareDisable  
Stop bit is enabled on timer compare and timer disable.

enum \_flexio\_timer\_start\_bit\_condition  
Define type of timer start bit generate condition.

*Values:*

enumerator kFLEXIO\_TimerStartBitDisabled  
Start bit disabled.

enumerator kFLEXIO\_TimerStartBitEnabled  
Start bit enabled.

enum \_flexio\_timer\_output\_state  
FlexIO as PWM channel output state.

*Values:*

enumerator kFLEXIO\_PwmLow  
The output state of PWM channel is low

enumerator kFLEXIO\_PwmHigh  
The output state of PWM channel is high

enum \_flexio\_shifter\_timer\_polarity  
Define type of timer polarity for shifter control.

*Values:*

enumerator kFLEXIO\_ShifterTimerPolarityOnPositive  
Shift on positive edge of shift clock.

enumerator kFLEXIO\_ShifterTimerPolarityOnNegative  
Shift on negative edge of shift clock.

enum \_flexio\_shifter\_mode  
Define type of shifter working mode.

*Values:*

enumerator kFLEXIO\_\_ShifterDisabled  
Shifter is disabled.

enumerator kFLEXIO\_\_ShifterModeReceive  
Receive mode.

enumerator kFLEXIO\_\_ShifterModeTransmit  
Transmit mode.

enumerator kFLEXIO\_\_ShifterModeMatchStore  
Match store mode.

enumerator kFLEXIO\_\_ShifterModeMatchContinuous  
Match continuous mode.

enumerator kFLEXIO\_\_ShifterModeState  
SHIFTBUF contents are used for storing programmable state attributes.

enumerator kFLEXIO\_\_ShifterModeLogic  
SHIFTBUF contents are used for implementing programmable logic look up table.

enum \_flexio\_shifter\_input\_source  
Define type of shifter input source.

*Values:*

enumerator kFLEXIO\_\_ShifterInputFromPin  
Shifter input from pin.

enumerator kFLEXIO\_\_ShifterInputFromNextShifterOutput  
Shifter input from Shifter N+1.

enum \_flexio\_shifter\_stop\_bit  
Define of STOP bit configuration.

*Values:*

enumerator kFLEXIO\_\_ShifterStopBitDisable  
Disable shifter stop bit.

enumerator kFLEXIO\_\_ShifterStopBitLow  
Set shifter stop bit to logic low level.

enumerator kFLEXIO\_\_ShifterStopBitHigh  
Set shifter stop bit to logic high level.

enum \_flexio\_shifter\_start\_bit  
Define type of START bit configuration.

*Values:*

enumerator kFLEXIO\_\_ShifterStartBitDisabledLoadDataOnEnable  
Disable shifter start bit, transmitter loads data on enable.

enumerator kFLEXIO\_\_ShifterStartBitDisabledLoadDataOnShift  
Disable shifter start bit, transmitter loads data on first shift.

enumerator kFLEXIO\_\_ShifterStartBitLow  
Set shifter start bit to logic low level.

enumerator kFLEXIO\_\_ShifterStartBitHigh  
Set shifter start bit to logic high level.

enum `_flexio_shifter_buffer_type`

Define FlexIO shifter buffer type.

*Values:*

enumerator `kFLEXIO_ShifterBuffer`

Shifter Buffer N Register.

enumerator `kFLEXIO_ShifterBufferBitSwapped`

Shifter Buffer N Bit Byte Swapped Register.

enumerator `kFLEXIO_ShifterBufferByteSwapped`

Shifter Buffer N Byte Swapped Register.

enumerator `kFLEXIO_ShifterBufferBitByteSwapped`

Shifter Buffer N Bit Swapped Register.

enumerator `kFLEXIO_ShifterBufferNibbleByteSwapped`

Shifter Buffer N Nibble Byte Swapped Register.

enumerator `kFLEXIO_ShifterBufferHalfWordSwapped`

Shifter Buffer N Half Word Swapped Register.

enumerator `kFLEXIO_ShifterBufferNibbleSwapped`

Shifter Buffer N Nibble Swapped Register.

enum `_flexio_gpio_direction`

FLEXIO gpio direction definition.

*Values:*

enumerator `kFLEXIO_DigitalInput`

Set current pin as digital input

enumerator `kFLEXIO_DigitalOutput`

Set current pin as digital output

enum `_flexio_pin_input_config`

FLEXIO gpio input config.

*Values:*

enumerator `kFLEXIO_InputInterruptDisabled`

Interrupt request is disabled.

enumerator `kFLEXIO_InputInterruptEnable`

Interrupt request is enable.

enumerator `kFLEXIO_FlagRisingEdgeEnable`

Input pin flag on rising edge.

enumerator `kFLEXIO_FlagFallingEdgeEnable`

Input pin flag on falling edge.

typedef enum `_flexio_timer_trigger_polarity` `flexio_timer_trigger_polarity_t`

Define time of timer trigger polarity.

typedef enum `_flexio_timer_trigger_source` `flexio_timer_trigger_source_t`

Define type of timer trigger source.

typedef enum `_flexio_pin_config` `flexio_pin_config_t`

Define type of timer/shifter pin configuration.

typedef enum *\_flexio\_pin\_polarity* flexio\_pin\_polarity\_t

Definition of pin polarity.

typedef enum *\_flexio\_timer\_mode* flexio\_timer\_mode\_t

Define type of timer work mode.

typedef enum *\_flexio\_timer\_output* flexio\_timer\_output\_t

Define type of timer initial output or timer reset condition.

typedef enum *\_flexio\_timer\_decrement\_source* flexio\_timer\_decrement\_source\_t

Define type of timer decrement.

typedef enum *\_flexio\_timer\_reset\_condition* flexio\_timer\_reset\_condition\_t

Define type of timer reset condition.

typedef enum *\_flexio\_timer\_disable\_condition* flexio\_timer\_disable\_condition\_t

Define type of timer disable condition.

typedef enum *\_flexio\_timer\_enable\_condition* flexio\_timer\_enable\_condition\_t

Define type of timer enable condition.

typedef enum *\_flexio\_timer\_stop\_bit\_condition* flexio\_timer\_stop\_bit\_condition\_t

Define type of timer stop bit generate condition.

typedef enum *\_flexio\_timer\_start\_bit\_condition* flexio\_timer\_start\_bit\_condition\_t

Define type of timer start bit generate condition.

typedef enum *\_flexio\_timer\_output\_state* flexio\_timer\_output\_state\_t

FlexIO as PWM channel output state.

typedef enum *\_flexio\_shifter\_timer\_polarity* flexio\_shifter\_timer\_polarity\_t

Define type of timer polarity for shifter control.

typedef enum *\_flexio\_shifter\_mode* flexio\_shifter\_mode\_t

Define type of shifter working mode.

typedef enum *\_flexio\_shifter\_input\_source* flexio\_shifter\_input\_source\_t

Define type of shifter input source.

typedef enum *\_flexio\_shifter\_stop\_bit* flexio\_shifter\_stop\_bit\_t

Define of STOP bit configuration.

typedef enum *\_flexio\_shifter\_start\_bit* flexio\_shifter\_start\_bit\_t

Define type of START bit configuration.

typedef enum *\_flexio\_shifter\_buffer\_type* flexio\_shifter\_buffer\_type\_t

Define FlexIO shifter buffer type.

typedef struct *\_flexio\_config* flexio\_config\_t

Define FlexIO user configuration structure.

typedef struct *\_flexio\_timer\_config* flexio\_timer\_config\_t

Define FlexIO timer configuration structure.

typedef struct *\_flexio\_shifter\_config* flexio\_shifter\_config\_t

Define FlexIO shifter configuration structure.

typedef enum *\_flexio\_gpio\_direction* flexio\_gpio\_direction\_t

FLEXIO gpio direction definition.

typedef enum *\_flexio\_pin\_input\_config* flexio\_pin\_input\_config\_t

FLEXIO gpio input config.

```
typedef struct flexio_gpio_config flexio_gpio_config_t
```

The FLEXIO pin configuration structure.

Each pin can only be configured as either an output pin or an input pin at a time. If configured as an input pin, use `inputConfig` param. If configured as an output pin, use `outputLogic`.

```
typedef void (*flexio_isr_t)(void *base, void *handle)
```

typedef for FlexIO simulated driver interrupt handler.

```
FLEXIO_Type *const s_flexioBases[]
```

Pointers to flexio bases for each instance.

```
const clock_ip_name_t s_flexioClocks[]
```

Pointers to flexio clocks for each instance.

```
void FLEXIO_SetPinConfig(FLEXIO_Type *base, uint32_t pin, flexio_gpio_config_t *config)
```

Configure a FLEXIO pin used by the board.

To Config the FLEXIO PIN, define a pin configuration, as either input or output, in the user file. Then, call the `FLEXIO_SetPinConfig()` function.

This is an example to define an input pin or an output pin configuration.

```
Define a digital input pin configuration,
flexio_gpio_config_t config =
{
    kFLEXIO_DigitalInput,
    0U,
    kFLEXIO_FlagRisingEdgeEnable | kFLEXIO_InputInterruptEnable,
}
Define a digital output pin configuration,
flexio_gpio_config_t config =
{
    kFLEXIO_DigitalOutput,
    0U,
    0U
}
```

### Parameters

- `base` – FlexIO peripheral base address
- `pin` – FLEXIO pin number.
- `config` – FLEXIO pin configuration pointer.

```
FLEXIO_TIMER_TRIGGER_SEL_PININPUT(x)
```

Calculate FlexIO timer trigger.

```
FLEXIO_TIMER_TRIGGER_SEL_SHIFTnSTAT(x)
```

```
FLEXIO_TIMER_TRIGGER_SEL_TIMn(x)
```

```
struct flexio_config
```

`#include <fsl_flexio.h>` Define FlexIO user configuration structure.

### Public Members

```
bool enableFlexio
```

Enable/disable FlexIO module

`bool enableInDoze`  
Enable/disable FlexIO operation in doze mode

`bool enableInDebug`  
Enable/disable FlexIO operation in debug mode

`bool enableFastAccess`  
Enable/disable fast access to FlexIO registers, fast access requires the FlexIO clock to be at least twice the frequency of the bus clock.

`struct _flexio_timer_config`  
*#include <fsl\_flexio.h>* Define FlexIO timer configuration structure.

### Public Members

`uint32_t triggerSelect`  
The internal trigger selection number using MACROs.

`flexio_timer_trigger_polarity_t triggerPolarity`  
Trigger Polarity.

`flexio_timer_trigger_source_t triggerSource`  
Trigger Source, internal (see 'trgsel') or external.

`flexio_pin_config_t pinConfig`  
Timer Pin Configuration.

`uint32_t pinSelect`  
Timer Pin number Select.

`flexio_pin_polarity_t pinPolarity`  
Timer Pin Polarity.

`flexio_timer_mode_t timerMode`  
Timer work Mode.

`flexio_timer_output_t timerOutput`  
Configures the initial state of the Timer Output and whether it is affected by the Timer reset.

`flexio_timer_decrement_source_t timerDecrement`  
Configures the source of the Timer decrement and the source of the Shift clock.

`flexio_timer_reset_condition_t timerReset`  
Configures the condition that causes the timer counter (and optionally the timer output) to be reset.

`flexio_timer_disable_condition_t timerDisable`  
Configures the condition that causes the Timer to be disabled and stop decrementing.

`flexio_timer_enable_condition_t timerEnable`  
Configures the condition that causes the Timer to be enabled and start decrementing.

`flexio_timer_stop_bit_condition_t timerStop`  
Timer STOP Bit generation.

`flexio_timer_start_bit_condition_t timerStart`  
Timer STRAT Bit generation.

`uint32_t timerCompare`  
Value for Timer Compare N Register.

```
struct _flexio_shifter_config
```

```
#include <fsl_flexio.h> Define FlexIO shifter configuration structure.
```

### Public Members

```
uint32_t timerSelect
```

Selects which Timer is used for controlling the logic/shift register and generating the Shift clock.

```
flexio_shifter_timer_polarity_t timerPolarity
```

Timer Polarity.

```
flexio_pin_config_t pinConfig
```

Shifter Pin Configuration.

```
uint32_t pinSelect
```

Shifter Pin number Select.

```
flexio_pin_polarity_t pinPolarity
```

Shifter Pin Polarity.

```
flexio_shifter_mode_t shifterMode
```

Configures the mode of the Shifter.

```
uint32_t parallelWidth
```

Configures the parallel width when using parallel mode.

```
flexio_shifter_input_source_t inputSource
```

Selects the input source for the shifter.

```
flexio_shifter_stop_bit_t shifterStop
```

Shifter STOP bit.

```
flexio_shifter_start_bit_t shifterStart
```

Shifter START bit.

```
struct _flexio_gpio_config
```

```
#include <fsl_flexio.h> The FLEXIO pin configuration structure.
```

Each pin can only be configured as either an output pin or an input pin at a time. If configured as an input pin, use inputConfig param. If configured as an output pin, use outputLogic.

### Public Members

```
flexio_gpio_direction_t pinDirection
```

FLEXIO pin direction, input or output

```
uint8_t outputLogic
```

Set a default output logic, which has no use in input

```
uint8_t inputConfig
```

Set an input config

## 2.18 FlexIO eDMA I2S Driver

```
void FLEXIO_I2S_TransferTxCreateHandleEDMA(FLEXIO_I2S_Type *base,  
                                           flexio_i2s_edma_handle_t *handle,  
                                           flexio_i2s_edma_callback_t callback, void  
                                           *userData, edma_handle_t *dmaHandle)
```

Initializes the FlexIO I2S eDMA handle.

This function initializes the FlexIO I2S master DMA handle which can be used for other FlexIO I2S master transactional APIs. Usually, for a specified FlexIO I2S instance, call this API once to get the initialized handle.

#### Parameters

- base – FlexIO I2S peripheral base address.
- handle – FlexIO I2S eDMA handle pointer.
- callback – FlexIO I2S eDMA callback function called while finished a block.
- userData – User parameter for callback.
- dmaHandle – eDMA handle for FlexIO I2S. This handle is a static value allocated by users.

```
void FLEXIO_I2S_TransferRxCreateHandleEDMA(FLEXIO_I2S_Type *base,  
                                           flexio_i2s_edma_handle_t *handle,  
                                           flexio_i2s_edma_callback_t callback, void  
                                           *userData, edma_handle_t *dmaHandle)
```

Initializes the FlexIO I2S Rx eDMA handle.

This function initializes the FlexIO I2S slave DMA handle which can be used for other FlexIO I2S master transactional APIs. Usually, for a specified FlexIO I2S instance, call this API once to get the initialized handle.

#### Parameters

- base – FlexIO I2S peripheral base address.
- handle – FlexIO I2S eDMA handle pointer.
- callback – FlexIO I2S eDMA callback function called while finished a block.
- userData – User parameter for callback.
- dmaHandle – eDMA handle for FlexIO I2S. This handle is a static value allocated by users.

```
void FLEXIO_I2S_TransferSetFormatEDMA(FLEXIO_I2S_Type *base, flexio_i2s_edma_handle_t  
                                       *handle, flexio_i2s_format_t *format, uint32_t  
                                       srcClock_Hz)
```

Configures the FlexIO I2S Tx audio format.

Audio format can be changed in run-time of FlexIO I2S. This function configures the sample rate and audio data format to be transferred. This function also sets the eDMA parameter according to format.

#### Parameters

- base – FlexIO I2S peripheral base address.
- handle – FlexIO I2S eDMA handle pointer
- format – Pointer to FlexIO I2S audio data format structure.
- srcClock\_Hz – FlexIO I2S clock source frequency in Hz, it should be 0 while in slave mode.

```
status_t FLEXIO_I2S_TransferSendEDMA(FLEXIO_I2S_Type *base, flexio_i2s_edma_handle_t
                                     *handle, flexio_i2s_transfer_t *xfer)
```

Performs a non-blocking FlexIO I2S transfer using DMA.

---

**Note:** This interface returned immediately after transfer initiates. Users should call FLEXIO\_I2S\_GetTransferStatus to poll the transfer status and check whether the FlexIO I2S transfer is finished.

---

#### Parameters

- base – FlexIO I2S peripheral base address.
- handle – FlexIO I2S DMA handle pointer.
- xfer – Pointer to DMA transfer structure.

#### Return values

- kStatus\_Success – Start a FlexIO I2S eDMA send successfully.
- kStatus\_InvalidArgument – The input arguments is invalid.
- kStatus\_TxBusy – FlexIO I2S is busy sending data.

```
status_t FLEXIO_I2S_TransferReceiveEDMA(FLEXIO_I2S_Type *base, flexio_i2s_edma_handle_t
                                         *handle, flexio_i2s_transfer_t *xfer)
```

Performs a non-blocking FlexIO I2S receive using eDMA.

---

**Note:** This interface returned immediately after transfer initiates. Users should call FLEXIO\_I2S\_GetReceiveRemainingBytes to poll the transfer status and check whether the FlexIO I2S transfer is finished.

---

#### Parameters

- base – FlexIO I2S peripheral base address.
- handle – FlexIO I2S DMA handle pointer.
- xfer – Pointer to DMA transfer structure.

#### Return values

- kStatus\_Success – Start a FlexIO I2S eDMA receive successfully.
- kStatus\_InvalidArgument – The input arguments is invalid.
- kStatus\_RxBusy – FlexIO I2S is busy receiving data.

```
void FLEXIO_I2S_TransferAbortSendEDMA(FLEXIO_I2S_Type *base, flexio_i2s_edma_handle_t
                                       *handle)
```

Aborts a FlexIO I2S transfer using eDMA.

#### Parameters

- base – FlexIO I2S peripheral base address.
- handle – FlexIO I2S DMA handle pointer.

```
void FLEXIO_I2S_TransferAbortReceiveEDMA(FLEXIO_I2S_Type *base,
                                         flexio_i2s_edma_handle_t *handle)
```

Aborts a FlexIO I2S receive using eDMA.

#### Parameters

- base – FlexIO I2S peripheral base address.

- handle – FlexIO I2S DMA handle pointer.

*status\_t* FLEXIO\_I2S\_TransferGetSendCountEDMA(*FLEXIO\_I2S\_Type* \*base,  
flexio\_i2s\_edma\_handle\_t \*handle, size\_t  
\*count)

Gets the remaining bytes to be sent.

#### Parameters

- base – FlexIO I2S peripheral base address.
- handle – FlexIO I2S DMA handle pointer.
- count – Bytes sent.

#### Return values

- kStatus\_Success – Succeed get the transfer count.
- kStatus\_NoTransferInProgress – There is not a non-blocking transaction currently in progress.

*status\_t* FLEXIO\_I2S\_TransferGetReceiveCountEDMA(*FLEXIO\_I2S\_Type* \*base,  
flexio\_i2s\_edma\_handle\_t \*handle, size\_t  
\*count)

Get the remaining bytes to be received.

#### Parameters

- base – FlexIO I2S peripheral base address.
- handle – FlexIO I2S DMA handle pointer.
- count – Bytes received.

#### Return values

- kStatus\_Success – Succeed get the transfer count.
- kStatus\_NoTransferInProgress – There is not a non-blocking transaction currently in progress.

FSL\_FLEXIO\_I2S\_EDMA\_DRIVER\_VERSION

FlexIO I2S EDMA driver version 2.1.9.

typedef struct flexio\_i2s\_edma\_handle flexio\_i2s\_edma\_handle\_t

typedef void (\*flexio\_i2s\_edma\_callback\_t)(*FLEXIO\_I2S\_Type* \*base, flexio\_i2s\_edma\_handle\_t  
\*handle, *status\_t* status, void \*userData)

FlexIO I2S eDMA transfer callback function for finish and error.

struct flexio\_i2s\_edma\_handle

#include <fsl\_flexio\_i2s\_edma.h> FlexIO I2S DMA transfer handle, users should not touch the  
content of the handle.

#### Public Members

edma\_handle\_t \*dmaHandle

DMA handler for FlexIO I2S send

uint8\_t bytesPerFrame

Bytes in a frame

uint8\_t nbytes

eDMA minor byte transfer count initially configured.

`uint32_t state`  
Internal state for FlexIO I2S eDMA transfer

`flexio_i2s_edma_callback_t callback`  
Callback for users while transfer finish or error occurred

`void *userData`  
User callback parameter

`edma_tcd_t tcd[(4U) + 1U]`  
TCD pool for eDMA transfer.

`flexio_i2s_transfer_t queue[(4U)]`  
Transfer queue storing queued transfer.

`size_t transferSize[(4U)]`  
Data bytes need to transfer

`volatile uint8_t queueUser`  
Index for user to queue transfer.

`volatile uint8_t queueDriver`  
Index for driver to get the transfer data and size

## 2.19 FlexIO eDMA MCU Interface LCD Driver

`status_t FLEXIO_MCULCD_TransferCreateHandleEDMA(FLEXIO_MCULCD_Type *base, flexio_mculcd_edma_handle_t *handle, flexio_mculcd_edma_transfer_callback_t callback, void *userData, edma_handle_t *txDmaHandle, edma_handle_t *rxDmaHandle)`

Initializes the FLEXIO MCULCD master eDMA handle.

This function initializes the FLEXIO MCULCD master eDMA handle which can be used for other FLEXIO MCULCD transactional APIs. For a specified FLEXIO MCULCD instance, call this API once to get the initialized handle.

### Parameters

- `base` – Pointer to `FLEXIO_MCULCD_Type` structure.
- `handle` – Pointer to `flexio_mculcd_edma_handle_t` structure to store the transfer state.
- `callback` – MCULCD transfer complete callback, NULL means no callback.
- `userData` – callback function parameter.
- `txDmaHandle` – User requested eDMA handle for FlexIO MCULCD eDMA TX, the DMA request source of this handle should be the first of TX shifters.
- `rxDmaHandle` – User requested eDMA handle for FlexIO MCULCD eDMA RX, the DMA request source of this handle should be the last of RX shifters.

### Return values

`kStatus_Success` – Successfully create the handle.

`status_t FLEXIO_MCULCD_TransferEDMA(FLEXIO_MCULCD_Type *base, flexio_mculcd_edma_handle_t *handle, flexio_mculcd_transfer_t *xfer)`

Performs a non-blocking FlexIO MCULCD transfer using eDMA.

This function returns immediately after transfer initiates. To check whether the transfer is completed, user could:

- a. Use the transfer completed callback;
- b. Polling function FLEXIO\_MCULCD\_GetTransferCountEDMA

#### Parameters

- base – pointer to FLEXIO\_MCULCD\_Type structure.
- handle – pointer to flexio\_mculcd\_edma\_handle\_t structure to store the transfer state.
- xfer – Pointer to FlexIO MCULCD transfer structure.

#### Return values

- kStatus\_Success – Successfully start a transfer.
- kStatus\_InvalidArgument – Input argument is invalid.
- kStatus\_FLEXIO\_MCULCD\_Busy – FlexIO MCULCD is not idle, it is running another transfer.

```
void FLEXIO_MCULCD_TransferAbortEDMA(FLEXIO_MCULCD_Type *base,  
                                     flexio_mculcd_edma_handle_t *handle)
```

Aborts a FlexIO MCULCD transfer using eDMA.

#### Parameters

- base – pointer to FLEXIO\_MCULCD\_Type structure.
- handle – FlexIO MCULCD eDMA handle pointer.

```
status_t FLEXIO_MCULCD_TransferGetCountEDMA(FLEXIO_MCULCD_Type *base,  
                                             flexio_mculcd_edma_handle_t *handle,  
                                             size_t *count)
```

Gets the remaining bytes for FlexIO MCULCD eDMA transfer.

#### Parameters

- base – pointer to FLEXIO\_MCULCD\_Type structure.
- handle – FlexIO MCULCD eDMA handle pointer.
- count – Number of count transferred so far by the eDMA transaction.

#### Return values

- kStatus\_Success – Get the transferred count Successfully.
- kStatus\_NoTransferInProgress – No transfer in process.

```
typedef struct flexio_mculcd_edma_handle flexio_mculcd_edma_handle_t  
typedef for flexio_mculcd_edma_handle_t in advance.
```

```
typedef void (*flexio_mculcd_edma_transfer_callback_t)(FLEXIO_MCULCD_Type *base,  
flexio_mculcd_edma_handle_t *handle, status_t status, void *userData)
```

FlexIO MCULCD master callback for transfer complete.

When transfer finished, the callback function is called and returns the status as kStatus\_FLEXIO\_MCULCD\_Idle.

```
FSL_FLEXIO_MCULCD_EDMA_DRIVER_VERSION
```

FlexIO MCULCD EDMA driver version.

`struct flexio_mculcd_edma_handle`  
*#include <fsl\_flexio\_mculcd\_edma.h>* FlexIO MCULCD eDMA transfer handle, users should not touch the content of the handle.

### Public Members

*FLEXIO\_MCULCD\_Type* \*base  
 Pointer to the *FLEXIO\_MCULCD\_Type*.

`uint8_t` txShifterNum  
 Number of shifters used for TX.

`uint8_t` rxShifterNum  
 Number of shifters used for RX.

`uint32_t` minorLoopBytes  
 eDMA transfer minor loop bytes.

*edma\_modulo\_t* txEdmaModulo  
 Modulo value for the FlexIO shifter buffer access.

*edma\_modulo\_t* rxEdmaModulo  
 Modulo value for the FlexIO shifter buffer access.

`uint32_t` dataAddrOrSameValue  
 When sending the same value for many times, this is the value to send. When writing or reading array, this is the address of the data array.

`size_t` dataCount  
 Total count to be transferred.

`volatile size_t` remainingCount  
 Remaining count still not transferred.

`volatile uint32_t` state  
 FlexIO MCULCD driver internal state.

*edma\_handle\_t* \*txDmaHandle  
 DMA handle for MCULCD TX

*edma\_handle\_t* \*rxDmaHandle  
 DMA handle for MCULCD RX

*flexio\_mculcd\_edma\_transfer\_callback\_t* completionCallback  
 Callback for MCULCD DMA transfer

`void` \*userData  
 User Data for MCULCD DMA callback

## 2.20 FlexIO eDMA SPI Driver

*status\_t* FLEXIO\_SPI\_MasterTransferCreateHandleEDMA(*FLEXIO\_SPI\_Type* \*base,  
*flexio\_spi\_master\_edma\_handle\_t* \*handle,  
*flexio\_spi\_master\_edma\_transfer\_callback\_t* callback, `void` \*userData,  
*edma\_handle\_t* \*txHandle,  
*edma\_handle\_t* \*rxHandle)

Initializes the FlexIO SPI master eDMA handle.

This function initializes the FlexIO SPI master eDMA handle which can be used for other FlexIO SPI master transactional APIs. For a specified FlexIO SPI instance, call this API once to get the initialized handle.

#### Parameters

- base – Pointer to FLEXIO\_SPI\_Type structure.
- handle – Pointer to flexio\_spi\_master\_edma\_handle\_t structure to store the transfer state.
- callback – SPI callback, NULL means no callback.
- userData – callback function parameter.
- txHandle – User requested eDMA handle for FlexIO SPI RX eDMA transfer.
- rxHandle – User requested eDMA handle for FlexIO SPI TX eDMA transfer.

#### Return values

- kStatus\_Success – Successfully create the handle.
- kStatus\_OutOfRange – The FlexIO SPI eDMA type/handle table out of range.

```
status_t FLEXIO_SPI_MasterTransferEDMA(FLEXIO_SPI_Type *base,  
                                       flexio_spi_master_edma_handle_t *handle,  
                                       flexio_spi_transfer_t *xfer)
```

Performs a non-blocking FlexIO SPI transfer using eDMA.

---

**Note:** This interface returns immediately after transfer initiates. Call FLEXIO\_SPI\_MasterGetTransferCountEDMA to poll the transfer status and check whether the FlexIO SPI transfer is finished.

---

#### Parameters

- base – Pointer to FLEXIO\_SPI\_Type structure.
- handle – Pointer to flexio\_spi\_master\_edma\_handle\_t structure to store the transfer state.
- xfer – Pointer to FlexIO SPI transfer structure.

#### Return values

- kStatus\_Success – Successfully start a transfer.
- kStatus\_InvalidArgument – Input argument is invalid.
- kStatus\_FLEXIO\_SPI\_Busy – FlexIO SPI is not idle, is running another transfer.

```
void FLEXIO_SPI_MasterTransferAbortEDMA(FLEXIO_SPI_Type *base,  
                                         flexio_spi_master_edma_handle_t *handle)
```

Aborts a FlexIO SPI transfer using eDMA.

#### Parameters

- base – Pointer to FLEXIO\_SPI\_Type structure.
- handle – FlexIO SPI eDMA handle pointer.

```
status_t FLEXIO_SPI_MasterTransferGetCountEDMA(FLEXIO_SPI_Type *base,
                                               flexio_spi_master_edma_handle_t *handle,
                                               size_t *count)
```

Gets the number of bytes transferred so far using FlexIO SPI master eDMA.

#### Parameters

- base – Pointer to FLEXIO\_SPI\_Type structure.
- handle – FlexIO SPI eDMA handle pointer.
- count – Number of bytes transferred so far by the non-blocking transaction.

```
static inline void FLEXIO_SPI_SlaveTransferCreateHandleEDMA(FLEXIO_SPI_Type *base,
                                                           flexio_spi_slave_edma_handle_t
                                                           *handle,
                                                           flexio_spi_slave_edma_transfer_callback_t
                                                           callback, void *userData,
                                                           edma_handle_t *txHandle,
                                                           edma_handle_t *rxHandle)
```

Initializes the FlexIO SPI slave eDMA handle.

This function initializes the FlexIO SPI slave eDMA handle.

#### Parameters

- base – Pointer to FLEXIO\_SPI\_Type structure.
- handle – Pointer to flexio\_spi\_slave\_edma\_handle\_t structure to store the transfer state.
- callback – SPI callback, NULL means no callback.
- userData – callback function parameter.
- txHandle – User requested eDMA handle for FlexIO SPI TX eDMA transfer.
- rxHandle – User requested eDMA handle for FlexIO SPI RX eDMA transfer.

```
status_t FLEXIO_SPI_SlaveTransferEDMA(FLEXIO_SPI_Type *base,
                                       flexio_spi_slave_edma_handle_t *handle,
                                       flexio_spi_transfer_t *xfer)
```

Performs a non-blocking FlexIO SPI transfer using eDMA.

---

**Note:** This interface returns immediately after transfer initiates. Call FLEXIO\_SPI\_SlaveGetTransferCountEDMA to poll the transfer status and check whether the FlexIO SPI transfer is finished.

---

#### Parameters

- base – Pointer to FLEXIO\_SPI\_Type structure.
- handle – Pointer to flexio\_spi\_slave\_edma\_handle\_t structure to store the transfer state.
- xfer – Pointer to FlexIO SPI transfer structure.

#### Return values

- kStatus\_Success – Successfully start a transfer.
- kStatus\_InvalidArgument – Input argument is invalid.
- kStatus\_FLEXIO\_SPI\_Busy – FlexIO SPI is not idle, is running another transfer.

```
static inline void FLEXIO_SPI_SlaveTransferAbortEDMA(FLEXIO_SPI_Type *base,  
                                                    flexio_spi_slave_edma_handle_t  
                                                    *handle)
```

Aborts a FlexIO SPI transfer using eDMA.

#### Parameters

- base – Pointer to *FLEXIO\_SPI\_Type* structure.
- handle – Pointer to *flexio\_spi\_slave\_edma\_handle\_t* structure to store the transfer state.

```
static inline status_t FLEXIO_SPI_SlaveTransferGetCountEDMA(FLEXIO_SPI_Type *base,  
                                                         flexio_spi_slave_edma_handle_t  
                                                         *handle, size_t *count)
```

Gets the number of bytes transferred so far using FlexIO SPI slave eDMA.

#### Parameters

- base – Pointer to *FLEXIO\_SPI\_Type* structure.
- handle – FlexIO SPI eDMA handle pointer.
- count – Number of bytes transferred so far by the non-blocking transaction.

```
FSL_FLEXIO_SPI_EDMA_DRIVER_VERSION
```

FlexIO SPI EDMA driver version.

```
typedef struct flexio_spi_master_edma_handle flexio_spi_master_edma_handle_t  
typedef for flexio_spi_master_edma_handle_t in advance.
```

```
typedef flexio_spi_master_edma_handle_t flexio_spi_slave_edma_handle_t  
Slave handle is the same with master handle.
```

```
typedef void (*flexio_spi_master_edma_transfer_callback_t)(FLEXIO_SPI_Type *base,  
flexio_spi_master_edma_handle_t *handle, status_t status, void *userData)
```

FlexIO SPI master callback for finished transmit.

```
typedef void (*flexio_spi_slave_edma_transfer_callback_t)(FLEXIO_SPI_Type *base,  
flexio_spi_slave_edma_handle_t *handle, status_t status, void *userData)
```

FlexIO SPI slave callback for finished transmit.

```
struct flexio_spi_master_edma_handle
```

*#include <fsl\_flexio\_spi\_edma.h>* FlexIO SPI eDMA transfer handle, users should not touch the content of the handle.

#### Public Members

```
size_t transferSize
```

Total bytes to be transferred.

```
uint8_t nbytes
```

eDMA minor byte transfer count initially configured.

```
bool txInProgress
```

Send transfer in progress

```
bool rxInProgress
```

Receive transfer in progress

```
edma_handle_t *txHandle
```

DMA handler for SPI send

*edma\_handle\_t* \*rxHandle  
 DMA handler for SPI receive

*flexio\_spi\_master\_edma\_transfer\_callback\_t* callback  
 Callback for SPI DMA transfer

void \*userData  
 User Data for SPI DMA callback

## 2.21 FlexIO eDMA UART Driver

```
status_t FLEXIO_UART_TransferCreateHandleEDMA(FLEXIO_UART_Type *base,
                                              flexio_uart_edma_handle_t *handle,
                                              flexio_uart_edma_transfer_callback_t
                                              callback, void *userData, edma_handle_t
                                              *txEdmaHandle, edma_handle_t
                                              *rxEdmaHandle)
```

Initializes the UART handle which is used in transactional functions.

### Parameters

- base – Pointer to FLEXIO\_UART\_Type.
- handle – Pointer to flexio\_uart\_edma\_handle\_t structure.
- callback – The callback function.
- userData – The parameter of the callback function.
- rxEdmaHandle – User requested DMA handle for RX DMA transfer.
- txEdmaHandle – User requested DMA handle for TX DMA transfer.

### Return values

- kStatus\_Success – Successfully create the handle.
- kStatus\_OutOfRange – The FlexIO SPI eDMA type/handle table out of range.

```
status_t FLEXIO_UART_TransferSendEDMA(FLEXIO_UART_Type *base,
                                       flexio_uart_edma_handle_t *handle,
                                       flexio_uart_transfer_t *xfer)
```

Sends data using eDMA.

This function sends data using eDMA. This is a non-blocking function, which returns right away. When all data is sent out, the send callback function is called.

### Parameters

- base – Pointer to FLEXIO\_UART\_Type
- handle – UART handle pointer.
- xfer – UART eDMA transfer structure, see flexio\_uart\_transfer\_t.

### Return values

- kStatus\_Success – if succeed, others failed.
- kStatus\_FLEXIO\_UART\_TxBusy – Previous transfer on going.

```
status_t FLEXIO_UART_TransferReceiveEDMA(FLEXIO_UART_Type *base,
                                          flexio_uart_edma_handle_t *handle,
                                          flexio_uart_transfer_t *xfer)
```

Receives data using eDMA.

This function receives data using eDMA. This is a non-blocking function, which returns right away. When all data is received, the receive callback function is called.

#### Parameters

- base – Pointer to FLEXIO\_UART\_Type
- handle – Pointer to flexio\_uart\_edma\_handle\_t structure
- xfer – UART eDMA transfer structure, see flexio\_uart\_transfer\_t.

#### Return values

- kStatus\_Success – if succeed, others failed.
- kStatus\_UART\_RxBusy – Previous transfer on going.

```
void FLEXIO_UART_TransferAbortSendEDMA(FLEXIO_UART_Type *base,  
                                         flexio_uart_edma_handle_t *handle)
```

Aborts the sent data which using eDMA.

This function aborts sent data which using eDMA.

#### Parameters

- base – Pointer to FLEXIO\_UART\_Type
- handle – Pointer to flexio\_uart\_edma\_handle\_t structure

```
void FLEXIO_UART_TransferAbortReceiveEDMA(FLEXIO_UART_Type *base,  
                                           flexio_uart_edma_handle_t *handle)
```

Aborts the receive data which using eDMA.

This function aborts the receive data which using eDMA.

#### Parameters

- base – Pointer to FLEXIO\_UART\_Type
- handle – Pointer to flexio\_uart\_edma\_handle\_t structure

```
status_t FLEXIO_UART_TransferGetSendCountEDMA(FLEXIO_UART_Type *base,  
                                               flexio_uart_edma_handle_t *handle,  
                                               size_t *count)
```

Gets the number of bytes sent out.

This function gets the number of bytes sent out.

#### Parameters

- base – Pointer to FLEXIO\_UART\_Type
- handle – Pointer to flexio\_uart\_edma\_handle\_t structure
- count – Number of bytes sent so far by the non-blocking transaction.

#### Return values

- kStatus\_NoTransferInProgress – transfer has finished or no transfer in progress.
- kStatus\_Success – Successfully return the count.

```
status_t FLEXIO_UART_TransferGetReceiveCountEDMA(FLEXIO_UART_Type *base,  
                                                  flexio_uart_edma_handle_t *handle,  
                                                  size_t *count)
```

Gets the number of bytes received.

This function gets the number of bytes received.

#### Parameters

- `base` – Pointer to `FLEXIO_UART_Type`
- `handle` – Pointer to `flexio_uart_edma_handle_t` structure
- `count` – Number of bytes received so far by the non-blocking transaction.

#### Return values

- `kStatus_NoTransferInProgress` – transfer has finished or no transfer in progress.
- `kStatus_Success` – Successfully return the count.

`FSL_FLEXIO_UART_EDMA_DRIVER_VERSION`

FlexIO UART EDMA driver version.

```
typedef struct flexio_uart_edma_handle flexio_uart_edma_handle_t
```

```
typedef void (*flexio_uart_edma_transfer_callback_t)(FLEXIO_UART_Type *base,
flexio_uart_edma_handle_t *handle, status_t status, void *userData)
```

UART transfer callback function.

```
struct flexio_uart_edma_handle
```

```
#include <fsl_flexio_uart_edma.h> UART eDMA handle.
```

#### Public Members

```
flexio_uart_edma_transfer_callback_t callback
```

Callback function.

```
void *userData
```

UART callback function parameter.

```
size_t txDataSizeAll
```

Total bytes to be sent.

```
size_t rxDataSizeAll
```

Total bytes to be received.

```
edma_handle_t *txEdmaHandle
```

The eDMA TX channel used.

```
edma_handle_t *rxEdmaHandle
```

The eDMA RX channel used.

```
uint8_t nbytes
```

eDMA minor byte transfer count initially configured.

```
volatile uint8_t txState
```

TX transfer state.

```
volatile uint8_t rxState
```

RX transfer state

## 2.22 FlexIO I2C Master Driver

`status_t FLEXIO_I2C_CheckForBusyBus(FLEXIO_I2C_Type *base)`

Make sure the bus isn't already pulled down.

Check the FLEXIO pin status to see whether either of SDA and SCL pin is pulled down.

### Parameters

- `base` – Pointer to `FLEXIO_I2C_Type` structure..

### Return values

- `kStatus_Success` –
- `kStatus_FLEXIO_I2C_Busy` –

`status_t FLEXIO_I2C_MasterInit(FLEXIO_I2C_Type *base, flexio_i2c_master_config_t *masterConfig, uint32_t srcClock_Hz)`

Ungates the FlexIO clock, resets the FlexIO module, and configures the FlexIO I2C hardware configuration.

### Example

```
FLEXIO_I2C_Type base = {
    .flexioBase = FLEXIO,
    .SDAPinIndex = 0,
    .SCLPinIndex = 1,
    .shifterIndex = {0,1},
    .timerIndex = {0,1}
};
flexio_i2c_master_config_t config = {
    .enableInDoze = false,
    .enableInDebug = true,
    .enableFastAccess = false,
    .baudRate_Bps = 100000
};
FLEXIO_I2C_MasterInit(base, &config, srcClock_Hz);
```

### Parameters

- `base` – Pointer to `FLEXIO_I2C_Type` structure.
- `masterConfig` – Pointer to `flexio_i2c_master_config_t` structure.
- `srcClock_Hz` – FlexIO source clock in Hz.

### Return values

- `kStatus_Success` – Initialization successful
- `kStatus_InvalidArgument` – The source clock exceed upper range limitation

`void FLEXIO_I2C_MasterDeinit(FLEXIO_I2C_Type *base)`

De-initializes the FlexIO I2C master peripheral. Calling this API Resets the FlexIO I2C master shifter and timer config, module can't work unless the `FLEXIO_I2C_MasterInit` is called.

### Parameters

- `base` – pointer to `FLEXIO_I2C_Type` structure.

`void FLEXIO_I2C_MasterGetDefaultConfig(flexio_i2c_master_config_t *masterConfig)`

Gets the default configuration to configure the FlexIO module. The configuration can be used directly for calling the `FLEXIO_I2C_MasterInit()`.

Example:

```
flexio_i2c_master_config_t config;
FLEXIO_I2C_MasterGetDefaultConfig(&config);
```

### Parameters

- masterConfig – Pointer to flexio\_i2c\_master\_config\_t structure.

static inline void FLEXIO\_I2C\_MasterEnable(*FLEXIO\_I2C\_Type* \*base, bool enable)  
Enables/disables the FlexIO module operation.

### Parameters

- base – Pointer to FLEXIO\_I2C\_Type structure.
- enable – Pass true to enable module, false does not have any effect.

uint32\_t FLEXIO\_I2C\_MasterGetStatusFlags(*FLEXIO\_I2C\_Type* \*base)  
Gets the FlexIO I2C master status flags.

### Parameters

- base – Pointer to FLEXIO\_I2C\_Type structure

### Returns

Status flag, use status flag to AND `_flexio_i2c_master_status_flags` can get the related status.

void FLEXIO\_I2C\_MasterClearStatusFlags(*FLEXIO\_I2C\_Type* \*base, uint32\_t mask)  
Clears the FlexIO I2C master status flags.

### Parameters

- base – Pointer to FLEXIO\_I2C\_Type structure.
- mask – Status flag. The parameter can be any combination of the following values:
  - kFLEXIO\_I2C\_RxFullFlag
  - kFLEXIO\_I2C\_ReceiveNakFlag

void FLEXIO\_I2C\_MasterEnableInterrupts(*FLEXIO\_I2C\_Type* \*base, uint32\_t mask)  
Enables the FlexIO i2c master interrupt requests.

### Parameters

- base – Pointer to FLEXIO\_I2C\_Type structure.
- mask – Interrupt source. Currently only one interrupt request source:
  - kFLEXIO\_I2C\_TransferCompleteInterruptEnable

void FLEXIO\_I2C\_MasterDisableInterrupts(*FLEXIO\_I2C\_Type* \*base, uint32\_t mask)  
Disables the FlexIO I2C master interrupt requests.

### Parameters

- base – Pointer to FLEXIO\_I2C\_Type structure.
- mask – Interrupt source.

void FLEXIO\_I2C\_MasterSetBaudRate(*FLEXIO\_I2C\_Type* \*base, uint32\_t baudRate\_Bps,  
uint32\_t srcClock\_Hz)

Sets the FlexIO I2C master transfer baudrate.

### Parameters

- base – Pointer to FLEXIO\_I2C\_Type structure
- baudRate\_Bps – the baud rate value in HZ

- srcClock\_Hz – source clock in HZ

```
void FLEXIO_I2C_MasterStart(FLEXIO_I2C_Type *base, uint8_t address, flexio_i2c_direction_t
                             direction)
```

Sends START + 7-bit address to the bus.

---

**Note:** This API should be called when the transfer configuration is ready to send a START signal and 7-bit address to the bus. This is a non-blocking API, which returns directly after the address is put into the data register but the address transfer is not finished on the bus. Ensure that the kFLEXIO\_I2C\_RxFullFlag status is asserted before calling this API.

---

#### Parameters

- base – Pointer to FLEXIO\_I2C\_Type structure.
- address – 7-bit address.
- direction – transfer direction. This parameter is one of the values in flexio\_i2c\_direction\_t:
  - kFLEXIO\_I2C\_Write: Transmit
  - kFLEXIO\_I2C\_Read: Receive

```
void FLEXIO_I2C_MasterStop(FLEXIO_I2C_Type *base)
```

Sends the stop signal on the bus.

#### Parameters

- base – Pointer to FLEXIO\_I2C\_Type structure.

```
void FLEXIO_I2C_MasterRepeatedStart(FLEXIO_I2C_Type *base)
```

Sends the repeated start signal on the bus.

#### Parameters

- base – Pointer to FLEXIO\_I2C\_Type structure.

```
void FLEXIO_I2C_MasterAbortStop(FLEXIO_I2C_Type *base)
```

Sends the stop signal when transfer is still on-going.

#### Parameters

- base – Pointer to FLEXIO\_I2C\_Type structure.

```
void FLEXIO_I2C_MasterEnableAck(FLEXIO_I2C_Type *base, bool enable)
```

Configures the sent ACK/NAK for the following byte.

#### Parameters

- base – Pointer to FLEXIO\_I2C\_Type structure.
- enable – True to configure send ACK, false configure to send NAK.

```
status_t FLEXIO_I2C_MasterSetTransferCount(FLEXIO_I2C_Type *base, uint16_t count)
```

Sets the number of bytes to be transferred from a start signal to a stop signal.

---

**Note:** Call this API before a transfer begins because the timer generates a number of clocks according to the number of bytes that need to be transferred.

---

#### Parameters

- base – Pointer to FLEXIO\_I2C\_Type structure.

- `count` – Number of bytes need to be transferred from a start signal to a re-start/stop signal

**Return values**

- `kStatus_Success` – Successfully configured the count.
- `kStatus_InvalidArgument` – Input argument is invalid.

```
static inline void FLEXIO_I2C_MasterWriteByte(FLEXIO_I2C_Type *base, uint32_t data)
```

Writes one byte of data to the I2C bus.

---

**Note:** This is a non-blocking API, which returns directly after the data is put into the data register but the data transfer is not finished on the bus. Ensure that the `TxEEmptyFlag` is asserted before calling this API.

---

**Parameters**

- `base` – Pointer to `FLEXIO_I2C_Type` structure.
- `data` – a byte of data.

```
static inline uint8_t FLEXIO_I2C_MasterReadByte(FLEXIO_I2C_Type *base)
```

Reads one byte of data from the I2C bus.

---

**Note:** This is a non-blocking API, which returns directly after the data is read from the data register. Ensure that the data is ready in the register.

---

**Parameters**

- `base` – Pointer to `FLEXIO_I2C_Type` structure.

**Returns**

data byte read.

```
status_t FLEXIO_I2C_MasterWriteBlocking(FLEXIO_I2C_Type *base, const uint8_t *txBuff,  
uint8_t txSize)
```

Sends a buffer of data in bytes.

---

**Note:** This function blocks via polling until all bytes have been sent.

---

**Parameters**

- `base` – Pointer to `FLEXIO_I2C_Type` structure.
- `txBuff` – The data bytes to send.
- `txSize` – The number of data bytes to send.

**Return values**

- `kStatus_Success` – Successfully write data.
- `kStatus_FLEXIO_I2C_Nak` – Receive NAK during writing data.
- `kStatus_FLEXIO_I2C_Timeout` – Timeout polling status flags.

```
status_t FLEXIO_I2C_MasterReadBlocking(FLEXIO_I2C_Type *base, uint8_t *rxBuff, uint8_t  
rxSize)
```

Receives a buffer of bytes.

---

**Note:** This function blocks via polling until all bytes have been received.

---

#### Parameters

- base – Pointer to FLEXIO\_I2C\_Type structure.
- rxBuff – The buffer to store the received bytes.
- rxSize – The number of data bytes to be received.

#### Return values

- kStatus\_Success – Successfully read data.
- kStatus\_FLEXIO\_I2C\_Timeout – Timeout polling status flags.

*status\_t* FLEXIO\_I2C\_MasterTransferBlocking(*FLEXIO\_I2C\_Type* \*base,  
flexio\_i2c\_master\_transfer\_t \*xfer)

Performs a master polling transfer on the I2C bus.

---

**Note:** The API does not return until the transfer succeeds or fails due to receiving NAK.

---

#### Parameters

- base – pointer to FLEXIO\_I2C\_Type structure.
- xfer – pointer to flexio\_i2c\_master\_transfer\_t structure.

#### Returns

status of status\_t.

*status\_t* FLEXIO\_I2C\_MasterTransferCreateHandle(*FLEXIO\_I2C\_Type* \*base,  
flexio\_i2c\_master\_handle\_t \*handle,  
flexio\_i2c\_master\_transfer\_callback\_t  
callback, void \*userData)

Initializes the I2C handle which is used in transactional functions.

#### Parameters

- base – Pointer to FLEXIO\_I2C\_Type structure.
- handle – Pointer to flexio\_i2c\_master\_handle\_t structure to store the transfer state.
- callback – Pointer to user callback function.
- userData – User param passed to the callback function.

#### Return values

- kStatus\_Success – Successfully create the handle.
- kStatus\_OutOfRange – The FlexIO type/handle/isr table out of range.

*status\_t* FLEXIO\_I2C\_MasterTransferNonBlocking(*FLEXIO\_I2C\_Type* \*base,  
flexio\_i2c\_master\_handle\_t \*handle,  
flexio\_i2c\_master\_transfer\_t \*xfer)

Performs a master interrupt non-blocking transfer on the I2C bus.

---

**Note:** The API returns immediately after the transfer initiates. Call FLEXIO\_I2C\_MasterTransferGetCount to poll the transfer status to check whether the

transfer is finished. If the return status is not `kStatus_FLEXIO_I2C_Busy`, the transfer is finished.

#### Parameters

- `base` – Pointer to `FLEXIO_I2C_Type` structure
- `handle` – Pointer to `flexio_i2c_master_handle_t` structure which stores the transfer state
- `xfer` – pointer to `flexio_i2c_master_transfer_t` structure

#### Return values

- `kStatus_Success` – Successfully start a transfer.
- `kStatus_FLEXIO_I2C_Busy` – FlexIO I2C is not idle, is running another transfer.

```
status_t FLEXIO_I2C_MasterTransferGetCount(FLEXIO_I2C_Type *base,
                                           flexio_i2c_master_handle_t *handle, size_t
                                           *count)
```

Gets the master transfer status during a interrupt non-blocking transfer.

#### Parameters

- `base` – Pointer to `FLEXIO_I2C_Type` structure.
- `handle` – Pointer to `flexio_i2c_master_handle_t` structure which stores the transfer state.
- `count` – Number of bytes transferred so far by the non-blocking transaction.

#### Return values

- `kStatus_InvalidArgument` – `count` is Invalid.
- `kStatus_NoTransferInProgress` – There is not a non-blocking transaction currently in progress.
- `kStatus_Success` – Successfully return the count.

```
void FLEXIO_I2C_MasterTransferAbort(FLEXIO_I2C_Type *base, flexio_i2c_master_handle_t
                                    *handle)
```

Aborts an interrupt non-blocking transfer early.

---

**Note:** This API can be called at any time when an interrupt non-blocking transfer initiates to abort the transfer early.

---

#### Parameters

- `base` – Pointer to `FLEXIO_I2C_Type` structure
- `handle` – Pointer to `flexio_i2c_master_handle_t` structure which stores the transfer state

```
void FLEXIO_I2C_MasterTransferHandleIRQ(void *i2cType, void *i2cHandle)
```

Master interrupt handler.

#### Parameters

- `i2cType` – Pointer to `FLEXIO_I2C_Type` structure
- `i2cHandle` – Pointer to `flexio_i2c_master_transfer_t` structure

FSL\_FLEXIO\_I2C\_MASTER\_DRIVER\_VERSION

FlexIO I2C transfer status.

*Values:*

enumerator kStatus\_FLEXIO\_I2C\_Busy  
I2C is busy doing transfer.

enumerator kStatus\_FLEXIO\_I2C\_Idle  
I2C is busy doing transfer.

enumerator kStatus\_FLEXIO\_I2C\_Nak  
NAK received during transfer.

enumerator kStatus\_FLEXIO\_I2C\_Timeout  
Timeout polling status flags.

enum \_flexio\_i2c\_master\_interrupt  
Define FlexIO I2C master interrupt mask.

*Values:*

enumerator kFLEXIO\_I2C\_TxEmptyInterruptEnable  
Tx buffer empty interrupt enable.

enumerator kFLEXIO\_I2C\_RxFullInterruptEnable  
Rx buffer full interrupt enable.

enum \_flexio\_i2c\_master\_status\_flags  
Define FlexIO I2C master status mask.

*Values:*

enumerator kFLEXIO\_I2C\_TxEmptyFlag  
Tx shifter empty flag.

enumerator kFLEXIO\_I2C\_RxFullFlag  
Rx shifter full/Transfer complete flag.

enumerator kFLEXIO\_I2C\_ReceiveNakFlag  
Receive NAK flag.

enum \_flexio\_i2c\_direction  
Direction of master transfer.

*Values:*

enumerator kFLEXIO\_I2C\_Write  
Master send to slave.

enumerator kFLEXIO\_I2C\_Read  
Master receive from slave.

typedef enum \_flexio\_i2c\_direction flexio\_i2c\_direction\_t  
Direction of master transfer.

typedef struct \_flexio\_i2c\_type FLEXIO\_I2C\_Type  
Define FlexIO I2C master access structure typedef.

typedef struct \_flexio\_i2c\_master\_config flexio\_i2c\_master\_config\_t  
Define FlexIO I2C master user configuration structure.

```
typedef struct _flexio_i2c_master_transfer flexio_i2c_master_transfer_t
```

Define FlexIO I2C master transfer structure.

```
typedef struct _flexio_i2c_master_handle flexio_i2c_master_handle_t
```

FlexIO I2C master handle typedef.

```
typedef void (*flexio_i2c_master_transfer_callback_t)(FLEXIO_I2C_Type *base,
flexio_i2c_master_handle_t *handle, status_t status, void *userData)
```

FlexIO I2C master transfer callback typedef.

```
I2C_RETRY_TIMES
```

Retry times for waiting flag.

```
struct _flexio_i2c_type
```

*#include <fsl\_flexio\_i2c\_master.h>* Define FlexIO I2C master access structure typedef.

### Public Members

```
FLEXIO_Type *flexioBase
```

FlexIO base pointer.

```
uint8_t SDAPinIndex
```

Pin select for I2C SDA.

```
uint8_t SCLPinIndex
```

Pin select for I2C SCL.

```
uint8_t shifterIndex[2]
```

Shifter index used in FlexIO I2C.

```
uint8_t timerIndex[3]
```

Timer index used in FlexIO I2C.

```
uint32_t baudrate
```

Master transfer baudrate, used to calculate delay time.

```
struct _flexio_i2c_master_config
```

*#include <fsl\_flexio\_i2c\_master.h>* Define FlexIO I2C master user configuration structure.

### Public Members

```
bool enableMaster
```

Enables the FlexIO I2C peripheral at initialization time.

```
bool enableInDoze
```

Enable/disable FlexIO operation in doze mode.

```
bool enableInDebug
```

Enable/disable FlexIO operation in debug mode.

```
bool enableFastAccess
```

Enable/disable fast access to FlexIO registers, fast access requires the FlexIO clock to be at least twice the frequency of the bus clock.

```
uint32_t baudRate_Bps
```

Baud rate in Bps.

```
struct _flexio_i2c_master_transfer
```

*#include <fsl\_flexio\_i2c\_master.h>* Define FlexIO I2C master transfer structure.

### Public Members

uint32\_t flags

Transfer flag which controls the transfer, reserved for FlexIO I2C.

uint8\_t slaveAddress

7-bit slave address.

*flexio\_i2c\_direction\_t* direction

Transfer direction, read or write.

uint32\_t subaddress

Sub address. Transferred MSB first.

uint8\_t subaddressSize

Size of sub address.

uint8\_t volatile \*data

Transfer buffer.

volatile size\_t dataSize

Transfer size.

struct *flexio\_i2c\_master\_handle*

*#include <fsl\_flexio\_i2c\_master.h>* Define FlexIO I2C master handle structure.

### Public Members

*flexio\_i2c\_master\_transfer\_t* transfer

FlexIO I2C master transfer copy.

size\_t transferSize

Total bytes to be transferred.

uint8\_t state

Transfer state maintained during transfer.

*flexio\_i2c\_master\_transfer\_callback\_t* completionCallback

Callback function called at transfer event. Callback function called at transfer event.

void \*userData

Callback parameter passed to callback function.

bool needRestart

Whether master needs to send re-start signal.

## 2.23 FlexIO I2S Driver

void FLEXIO\_I2S\_Init(*FLEXIO\_I2S\_Type* \*base, const *flexio\_i2s\_config\_t* \*config)

Initializes the FlexIO I2S.

This API configures FlexIO pins and shifter to I2S and configures the FlexIO I2S with a configuration structure. The configuration structure can be filled by the user, or be set with default values by FLEXIO\_I2S\_GetDefaultConfig().

---

**Note:** This API should be called at the beginning of the application to use the FlexIO I2S driver. Otherwise, any access to the FlexIO I2S module can cause hard fault because the clock is not enabled.

---

**Parameters**

- base – FlexIO I2S base pointer
- config – FlexIO I2S configure structure.

void FLEXIO\_I2S\_GetDefaultConfig(*flexio\_i2s\_config\_t* \*config)

Sets the FlexIO I2S configuration structure to default values.

The purpose of this API is to get the configuration structure initialized for use in FLEXIO\_I2S\_Init(). Users may use the initialized structure unchanged in FLEXIO\_I2S\_Init() or modify some fields of the structure before calling FLEXIO\_I2S\_Init().

**Parameters**

- config – pointer to master configuration structure

void FLEXIO\_I2S\_Deinit(*FLEXIO\_I2S\_Type* \*base)

De-initializes the FlexIO I2S.

Calling this API resets the FlexIO I2S shifter and timer config. After calling this API, call the FLEXIO\_I2S\_Init to use the FlexIO I2S module.

**Parameters**

- base – FlexIO I2S base pointer

static inline void FLEXIO\_I2S\_Enable(*FLEXIO\_I2S\_Type* \*base, bool enable)

Enables/disables the FlexIO I2S module operation.

**Parameters**

- base – Pointer to FLEXIO\_I2S\_Type
- enable – True to enable, false dose not have any effect.

uint32\_t FLEXIO\_I2S\_GetStatusFlags(*FLEXIO\_I2S\_Type* \*base)

Gets the FlexIO I2S status flags.

**Parameters**

- base – Pointer to FLEXIO\_I2S\_Type structure

**Returns**

Status flag, which are ORed by the enumerators in the `_flexio_i2s_status_flags`.

void FLEXIO\_I2S\_EnableInterrupts(*FLEXIO\_I2S\_Type* \*base, uint32\_t mask)

Enables the FlexIO I2S interrupt.

This function enables the FlexIO UART interrupt.

**Parameters**

- base – Pointer to FLEXIO\_I2S\_Type structure
- mask – interrupt source

void FLEXIO\_I2S\_DisableInterrupts(*FLEXIO\_I2S\_Type* \*base, uint32\_t mask)

Disables the FlexIO I2S interrupt.

This function enables the FlexIO UART interrupt.

**Parameters**

- base – pointer to FLEXIO\_I2S\_Type structure
- mask – interrupt source

static inline void FLEXIO\_I2S\_TxEnableDMA(*FLEXIO\_I2S\_Type* \*base, bool enable)  
Enables/disables the FlexIO I2S Tx DMA requests.

**Parameters**

- base – FlexIO I2S base pointer
- enable – True means enable DMA, false means disable DMA.

static inline void FLEXIO\_I2S\_RxEnableDMA(*FLEXIO\_I2S\_Type* \*base, bool enable)  
Enables/disables the FlexIO I2S Rx DMA requests.

**Parameters**

- base – FlexIO I2S base pointer
- enable – True means enable DMA, false means disable DMA.

static inline uint32\_t FLEXIO\_I2S\_TxGetDataRegisterAddress(*FLEXIO\_I2S\_Type* \*base)  
Gets the FlexIO I2S send data register address.

This function returns the I2S data register address, mainly used by DMA/eDMA.

**Parameters**

- base – Pointer to *FLEXIO\_I2S\_Type* structure

**Returns**

FlexIO i2s send data register address.

static inline uint32\_t FLEXIO\_I2S\_RxGetDataRegisterAddress(*FLEXIO\_I2S\_Type* \*base)  
Gets the FlexIO I2S receive data register address.

This function returns the I2S data register address, mainly used by DMA/eDMA.

**Parameters**

- base – Pointer to *FLEXIO\_I2S\_Type* structure

**Returns**

FlexIO i2s receive data register address.

void FLEXIO\_I2S\_MasterSetFormat(*FLEXIO\_I2S\_Type* \*base, *flexio\_i2s\_format\_t* \*format,  
uint32\_t srcClock\_Hz)

Configures the FlexIO I2S audio format in master mode.

Audio format can be changed in run-time of FlexIO I2S. This function configures the sample rate and audio data format to be transferred.

**Parameters**

- base – Pointer to *FLEXIO\_I2S\_Type* structure
- format – Pointer to FlexIO I2S audio data format structure.
- srcClock\_Hz – I2S master clock source frequency in Hz.

void FLEXIO\_I2S\_SlaveSetFormat(*FLEXIO\_I2S\_Type* \*base, *flexio\_i2s\_format\_t* \*format)  
Configures the FlexIO I2S audio format in slave mode.

Audio format can be changed in run-time of FlexIO I2S. This function configures the sample rate and audio data format to be transferred.

**Parameters**

- base – Pointer to *FLEXIO\_I2S\_Type* structure
- format – Pointer to FlexIO I2S audio data format structure.

```
status_t FLEXIO_I2S_WriteBlocking(FLEXIO_I2S_Type *base, uint8_t bitWidth, uint8_t *txData,
                                size_t size)
```

Sends data using a blocking method.

---

**Note:** This function blocks via polling until data is ready to be sent.

---

### Parameters

- base – FlexIO I2S base pointer.
- bitWidth – How many bits in a audio word, usually 8/16/24/32 bits.
- txData – Pointer to the data to be written.
- size – Bytes to be written.

### Return values

- kStatus\_Success – Successfully write data.
- kStatus\_FLEXIO\_I2C\_Timeout – Timeout polling status flags.

```
static inline void FLEXIO_I2S_WriteData(FLEXIO_I2S_Type *base, uint8_t bitWidth, uint32_t
                                       data)
```

Writes data into a data register.

### Parameters

- base – FlexIO I2S base pointer.
- bitWidth – How many bits in a audio word, usually 8/16/24/32 bits.
- data – Data to be written.

```
status_t FLEXIO_I2S_ReadBlocking(FLEXIO_I2S_Type *base, uint8_t bitWidth, uint8_t *rxData,
                                 size_t size)
```

Receives a piece of data using a blocking method.

---

**Note:** This function blocks via polling until data is ready to be sent.

---

### Parameters

- base – FlexIO I2S base pointer
- bitWidth – How many bits in a audio word, usually 8/16/24/32 bits.
- rxData – Pointer to the data to be read.
- size – Bytes to be read.

### Return values

- kStatus\_Success – Successfully read data.
- kStatus\_FLEXIO\_I2C\_Timeout – Timeout polling status flags.

```
static inline uint32_t FLEXIO_I2S_ReadData(FLEXIO_I2S_Type *base)
```

Reads a data from the data register.

### Parameters

- base – FlexIO I2S base pointer

### Returns

Data read from data register.

```
void FLEXIO_I2S_TransferTxCreateHandle(FLEXIO_I2S_Type *base, flexio_i2s_handle_t *handle,  
                                       flexio_i2s_callback_t callback, void *userData)
```

Initializes the FlexIO I2S handle.

This function initializes the FlexIO I2S handle which can be used for other FlexIO I2S transactional APIs. Call this API once to get the initialized handle.

#### Parameters

- base – Pointer to *FLEXIO\_I2S\_Type* structure
- handle – Pointer to *flexio\_i2s\_handle\_t* structure to store the transfer state.
- callback – FlexIO I2S callback function, which is called while finished a block.
- userData – User parameter for the FlexIO I2S callback.

```
void FLEXIO_I2S_TransferSetFormat(FLEXIO_I2S_Type *base, flexio_i2s_handle_t *handle,  
                                  flexio_i2s_format_t *format, uint32_t srcClock_Hz)
```

Configures the FlexIO I2S audio format.

Audio format can be changed at run-time of FlexIO I2S. This function configures the sample rate and audio data format to be transferred.

#### Parameters

- base – Pointer to *FLEXIO\_I2S\_Type* structure.
- handle – FlexIO I2S handle pointer.
- format – Pointer to audio data format structure.
- srcClock\_Hz – FlexIO I2S bit clock source frequency in Hz. This parameter should be 0 while in slave mode.

```
void FLEXIO_I2S_TransferRxCreateHandle(FLEXIO_I2S_Type *base, flexio_i2s_handle_t *handle,  
                                       flexio_i2s_callback_t callback, void *userData)
```

Initializes the FlexIO I2S receive handle.

This function initializes the FlexIO I2S handle which can be used for other FlexIO I2S transactional APIs. Call this API once to get the initialized handle.

#### Parameters

- base – Pointer to *FLEXIO\_I2S\_Type* structure.
- handle – Pointer to *flexio\_i2s\_handle\_t* structure to store the transfer state.
- callback – FlexIO I2S callback function, which is called while finished a block.
- userData – User parameter for the FlexIO I2S callback.

```
status_t FLEXIO_I2S_TransferSendNonBlocking(FLEXIO_I2S_Type *base, flexio_i2s_handle_t  
                                             *handle, flexio_i2s_transfer_t *xfer)
```

Performs an interrupt non-blocking send transfer on FlexIO I2S.

---

**Note:** The API returns immediately after transfer initiates. Call *FLEXIO\_I2S\_GetRemainingBytes* to poll the transfer status and check whether the transfer is finished. If the return status is 0, the transfer is finished.

---

#### Parameters

- base – Pointer to *FLEXIO\_I2S\_Type* structure.

- handle – Pointer to flexio\_i2s\_handle\_t structure which stores the transfer state
- xfer – Pointer to flexio\_i2s\_transfer\_t structure

**Return values**

- kStatus\_Success – Successfully start the data transmission.
- kStatus\_FLEXIO\_I2S\_TxBusy – Previous transmission still not finished, data not all written to TX register yet.
- kStatus\_InvalidArgument – The input parameter is invalid.

*status\_t* FLEXIO\_I2S\_TransferReceiveNonBlocking(*FLEXIO\_I2S\_Type* \*base, *flexio\_i2s\_handle\_t* \*handle, *flexio\_i2s\_transfer\_t* \*xfer)

Performs an interrupt non-blocking receive transfer on FlexIO I2S.

---

**Note:** The API returns immediately after transfer initiates. Call FLEXIO\_I2S\_GetRemainingBytes to poll the transfer status to check whether the transfer is finished. If the return status is 0, the transfer is finished.

---

**Parameters**

- base – Pointer to FLEXIO\_I2S\_Type structure.
- handle – Pointer to flexio\_i2s\_handle\_t structure which stores the transfer state
- xfer – Pointer to flexio\_i2s\_transfer\_t structure

**Return values**

- kStatus\_Success – Successfully start the data receive.
- kStatus\_FLEXIO\_I2S\_RxBusy – Previous receive still not finished.
- kStatus\_InvalidArgument – The input parameter is invalid.

*void* FLEXIO\_I2S\_TransferAbortSend(*FLEXIO\_I2S\_Type* \*base, *flexio\_i2s\_handle\_t* \*handle)

Aborts the current send.

---

**Note:** This API can be called at any time when interrupt non-blocking transfer initiates to abort the transfer in a early time.

---

**Parameters**

- base – Pointer to FLEXIO\_I2S\_Type structure.
- handle – Pointer to flexio\_i2s\_handle\_t structure which stores the transfer state

*void* FLEXIO\_I2S\_TransferAbortReceive(*FLEXIO\_I2S\_Type* \*base, *flexio\_i2s\_handle\_t* \*handle)

Aborts the current receive.

---

**Note:** This API can be called at any time when interrupt non-blocking transfer initiates to abort the transfer in a early time.

---

**Parameters**

- base – Pointer to FLEXIO\_I2S\_Type structure.

- handle – Pointer to flexio\_i2s\_handle\_t structure which stores the transfer state

*status\_t* FLEXIO\_I2S\_TransferGetSendCount(*FLEXIO\_I2S\_Type* \*base, *flexio\_i2s\_handle\_t* \*handle, *size\_t* \*count)

Gets the remaining bytes to be sent.

#### Parameters

- base – Pointer to FLEXIO\_I2S\_Type structure.
- handle – Pointer to flexio\_i2s\_handle\_t structure which stores the transfer state
- count – Bytes sent.

#### Return values

- kStatus\_Success – Succeed get the transfer count.
- kStatus\_NoTransferInProgress – There is not a non-blocking transaction currently in progress.

*status\_t* FLEXIO\_I2S\_TransferGetReceiveCount(*FLEXIO\_I2S\_Type* \*base, *flexio\_i2s\_handle\_t* \*handle, *size\_t* \*count)

Gets the remaining bytes to be received.

#### Parameters

- base – Pointer to FLEXIO\_I2S\_Type structure.
- handle – Pointer to flexio\_i2s\_handle\_t structure which stores the transfer state
- count – Bytes recieved.

#### Return values

- kStatus\_Success – Succeed get the transfer count.
- kStatus\_NoTransferInProgress – There is not a non-blocking transaction currently in progress.

#### Returns

count Bytes received.

*void* FLEXIO\_I2S\_TransferTxHandleIRQ(*void* \*i2sBase, *void* \*i2sHandle)

Tx interrupt handler.

#### Parameters

- i2sBase – Pointer to FLEXIO\_I2S\_Type structure.
- i2sHandle – Pointer to flexio\_i2s\_handle\_t structure

*void* FLEXIO\_I2S\_TransferRxHandleIRQ(*void* \*i2sBase, *void* \*i2sHandle)

Rx interrupt handler.

#### Parameters

- i2sBase – Pointer to FLEXIO\_I2S\_Type structure.
- i2sHandle – Pointer to flexio\_i2s\_handle\_t structure.

FSL\_FLEXIO\_I2S\_DRIVER\_VERSION

FlexIO I2S driver version 2.2.2.

FlexIO I2S transfer status.

*Values:*

enumerator kStatus\_FLEXIO\_I2S\_Idle

FlexIO I2S is in idle state

enumerator kStatus\_FLEXIO\_I2S\_TxBusy

FlexIO I2S Tx is busy

enumerator kStatus\_FLEXIO\_I2S\_RxBusy

FlexIO I2S Rx is busy

enumerator kStatus\_FLEXIO\_I2S\_Error

FlexIO I2S error occurred

enumerator kStatus\_FLEXIO\_I2S\_QueueFull

FlexIO I2S transfer queue is full.

enumerator kStatus\_FLEXIO\_I2S\_Timeout

FlexIO I2S timeout polling status flags.

enum \_flexio\_i2s\_master\_slave

Master or slave mode.

*Values:*

enumerator kFLEXIO\_I2S\_Master

Master mode

enumerator kFLEXIO\_I2S\_Slave

Slave mode

\_flexio\_i2s\_interrupt\_enable Define FlexIO FlexIO I2S interrupt mask.

*Values:*

enumerator kFLEXIO\_I2S\_TxDataRegEmptyInterruptEnable

Transmit buffer empty interrupt enable.

enumerator kFLEXIO\_I2S\_RxDataRegFullInterruptEnable

Receive buffer full interrupt enable.

\_flexio\_i2s\_status\_flags Define FlexIO FlexIO I2S status mask.

*Values:*

enumerator kFLEXIO\_I2S\_TxDataRegEmptyFlag

Transmit buffer empty flag.

enumerator kFLEXIO\_I2S\_RxDataRegFullFlag

Receive buffer full flag.

enum \_flexio\_i2s\_sample\_rate

Audio sample rate.

*Values:*

enumerator kFLEXIO\_I2S\_SampleRate8KHz

Sample rate 8000Hz

enumerator kFLEXIO\_I2S\_SampleRate11025Hz  
Sample rate 11025Hz

enumerator kFLEXIO\_I2S\_SampleRate12KHz  
Sample rate 12000Hz

enumerator kFLEXIO\_I2S\_SampleRate16KHz  
Sample rate 16000Hz

enumerator kFLEXIO\_I2S\_SampleRate22050Hz  
Sample rate 22050Hz

enumerator kFLEXIO\_I2S\_SampleRate24KHz  
Sample rate 24000Hz

enumerator kFLEXIO\_I2S\_SampleRate32KHz  
Sample rate 32000Hz

enumerator kFLEXIO\_I2S\_SampleRate44100Hz  
Sample rate 44100Hz

enumerator kFLEXIO\_I2S\_SampleRate48KHz  
Sample rate 48000Hz

enumerator kFLEXIO\_I2S\_SampleRate96KHz  
Sample rate 96000Hz

enum *flexio\_i2s\_word\_width*  
Audio word width.

*Values:*

enumerator kFLEXIO\_I2S\_WordWidth8bits  
Audio data width 8 bits

enumerator kFLEXIO\_I2S\_WordWidth16bits  
Audio data width 16 bits

enumerator kFLEXIO\_I2S\_WordWidth24bits  
Audio data width 24 bits

enumerator kFLEXIO\_I2S\_WordWidth32bits  
Audio data width 32 bits

typedef struct *flexio\_i2s\_type* FLEXIO\_I2S\_Type  
Define FlexIO I2S access structure typedef.

typedef enum *flexio\_i2s\_master\_slave* flexio\_i2s\_master\_slave\_t  
Master or slave mode.

typedef struct *flexio\_i2s\_config* flexio\_i2s\_config\_t  
FlexIO I2S configure structure.

typedef struct *flexio\_i2s\_format* flexio\_i2s\_format\_t  
FlexIO I2S audio format, FlexIO I2S only support the same format in Tx and Rx.

typedef enum *flexio\_i2s\_sample\_rate* flexio\_i2s\_sample\_rate\_t  
Audio sample rate.

typedef enum *flexio\_i2s\_word\_width* flexio\_i2s\_word\_width\_t  
Audio word width.

```
typedef struct flexio_i2s_transfer flexio_i2s_transfer_t
    Define FlexIO I2S transfer structure.

typedef struct flexio_i2s_handle flexio_i2s_handle_t

typedef void (*flexio_i2s_callback_t)(FLEXIO_I2S_Type *base, flexio_i2s_handle_t *handle,
status_t status, void *userData)
    FlexIO I2S xfer callback prototype.

I2S_RETRY_TIMES
    Retry times for waiting flag.

FLEXIO_I2S_XFER_QUEUE_SIZE
    FlexIO I2S transfer queue size, user can refine it according to use case.

struct flexio_i2s_type
    #include <fsl_flexio_i2s.h> Define FlexIO I2S access structure typedef.
```

### Public Members

```
FLEXIO_Type *flexioBase
    FlexIO base pointer

uint8_t txPinIndex
    Tx data pin index in FlexIO pins

uint8_t rxPinIndex
    Rx data pin index

uint8_t bclkPinIndex
    Bit clock pin index

uint8_t fsPinIndex
    Frame sync pin index

uint8_t txShifterIndex
    Tx data shifter index

uint8_t rxShifterIndex
    Rx data shifter index

uint8_t bclkTimerIndex
    Bit clock timer index

uint8_t fsTimerIndex
    Frame sync timer index

struct flexio_i2s_config
    #include <fsl_flexio_i2s.h> FlexIO I2S configure structure.
```

### Public Members

```
bool enableI2S
    Enable FlexIO I2S

flexio_i2s_master_slave_t masterSlave
    Master or slave

flexio_pin_polarity_t txPinPolarity
    Tx data pin polarity, active high or low
```

*flexio\_pin\_polarity\_t* rxPinPolarity

Rx data pin polarity

*flexio\_pin\_polarity\_t* bclkPinPolarity

Bit clock pin polarity

*flexio\_pin\_polarity\_t* fsPinPolarity

Frame sync pin polarity

*flexio\_shifter\_timer\_polarity\_t* txTimerPolarity

Tx data valid on bclk rising or falling edge

*flexio\_shifter\_timer\_polarity\_t* rxTimerPolarity

Rx data valid on bclk rising or falling edge

struct *\_flexio\_i2s\_format*

*#include <fsl\_flexio\_i2s.h>* FlexIO I2S audio format, FlexIO I2S only support the same format in Tx and Rx.

### Public Members

uint8\_t bitWidth

Bit width of audio data, always 8/16/24/32 bits

uint32\_t sampleRate\_Hz

Sample rate of the audio data

struct *\_flexio\_i2s\_transfer*

*#include <fsl\_flexio\_i2s.h>* Define FlexIO I2S transfer structure.

### Public Members

uint8\_t \*data

Data buffer start pointer

size\_t dataSize

Bytes to be transferred.

struct *\_flexio\_i2s\_handle*

*#include <fsl\_flexio\_i2s.h>* Define FlexIO I2S handle structure.

### Public Members

uint32\_t state

Internal state

*flexio\_i2s\_callback\_t* callback

Callback function called at transfer event

void \*userData

Callback parameter passed to callback function

uint8\_t bitWidth

Bit width for transfer, 8/16/24/32bits

*flexio\_i2s\_transfer\_t* queue[(4U)]

Transfer queue storing queued transfer

```
size_t transferSize[(4U)]
    Data bytes need to transfer
volatile uint8_t queueUser
    Index for user to queue transfer
volatile uint8_t queueDriver
    Index for driver to get the transfer data and size
```

## 2.24 FlexIO MCU Interface LCD Driver

```
status_t FLEXIO_MCULCD_Init(FLEXIO_MCULCD_Type *base, flexio_mculcd_config_t *config,
    uint32_t srcClock_Hz)
```

Ungates the FlexIO clock, resets the FlexIO module, configures the FlexIO MCULCD hardware, and configures the FlexIO MCULCD with FlexIO MCULCD configuration. The configuration structure can be filled by the user, or be set with default values by the FLEXIO\_MCULCD\_GetDefaultConfig.

### Parameters

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.
- config – Pointer to the flexio\_mculcd\_config\_t structure.
- srcClock\_Hz – FlexIO source clock in Hz.

### Return values

- kStatus\_Success – Initialization success.
- kStatus\_InvalidArgument – Initialization failed because of invalid argument.

```
void FLEXIO_MCULCD_Deinit(FLEXIO_MCULCD_Type *base)
    Resets the FLEXIO_MCULCD timer and shifter configuration.
```

### Parameters

- base – Pointer to the FLEXIO\_MCULCD\_Type.

```
void FLEXIO_MCULCD_GetDefaultConfig(flexio_mculcd_config_t *config)
    Gets the default configuration to configure the FlexIO MCULCD.
```

The default configuration value is:

```
config->enable = true;
config->enableInDoze = false;
config->enableInDebug = true;
config->enableFastAccess = true;
config->baudRate_Bps = 96000000U;
```

### Parameters

- config – Pointer to the flexio\_mculcd\_config\_t structure.

```
uint32_t FLEXIO_MCULCD_GetStatusFlags(FLEXIO_MCULCD_Type *base)
    Gets FlexIO MCULCD status flags.
```

---

**Note:** Don't use this function with DMA APIs.

---

### Parameters

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.

**Returns**

status flag; OR'ed value or the \_flexio\_mculcd\_status\_flags.

void FLEXIO\_MCULCD\_ClearStatusFlags(*FLEXIO\_MCULCD\_Type* \*base, uint32\_t mask)  
Clears FlexIO MCULCD status flags.

---

**Note:** Don't use this function with DMA APIs.

---

**Parameters**

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.
- mask – Status to clear, it is the OR'ed value of \_flexio\_mculcd\_status\_flags.

void FLEXIO\_MCULCD\_EnableInterrupts(*FLEXIO\_MCULCD\_Type* \*base, uint32\_t mask)  
Enables the FlexIO MCULCD interrupt.

This function enables the FlexIO MCULCD interrupt.

**Parameters**

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.
- mask – Interrupts to enable, it is the OR'ed value of \_flexio\_mculcd\_interrupt\_enable.

void FLEXIO\_MCULCD\_DisableInterrupts(*FLEXIO\_MCULCD\_Type* \*base, uint32\_t mask)  
Disables the FlexIO MCULCD interrupt.

This function disables the FlexIO MCULCD interrupt.

**Parameters**

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.
- mask – Interrupts to disable, it is the OR'ed value of \_flexio\_mculcd\_interrupt\_enable.

static inline void FLEXIO\_MCULCD\_EnableTxDMA(*FLEXIO\_MCULCD\_Type* \*base, bool enable)

Enables/disables the FlexIO MCULCD transmit DMA.

**Parameters**

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.
- enable – True means enable DMA, false means disable DMA.

static inline void FLEXIO\_MCULCD\_EnableRxDMA(*FLEXIO\_MCULCD\_Type* \*base, bool enable)

Enables/disables the FlexIO MCULCD receive DMA.

**Parameters**

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.
- enable – True means enable DMA, false means disable DMA.

static inline uint32\_t FLEXIO\_MCULCD\_GetTxDataRegisterAddress(*FLEXIO\_MCULCD\_Type* \*base)

Gets the FlexIO MCULCD transmit data register address.

This function returns the MCULCD data register address, which is mainly used by DMA/eDMA.

**Parameters**

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.

**Returns**

FlexIO MCULCD transmit data register address.

```
static inline uint32_t FLEXIO_MCULCD_GetRxDataRegisterAddress(FLEXIO_MCULCD_Type
*base)
```

Gets the FlexIO MCULCD receive data register address.

This function returns the MCULCD data register address, which is mainly used by DMA/eDMA.

**Parameters**

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.

**Returns**

FlexIO MCULCD receive data register address.

```
status_t FLEXIO_MCULCD_SetBaudRate(FLEXIO_MCULCD_Type *base, uint32_t
baudRate_Bps, uint32_t srcClock_Hz)
```

Set desired baud rate.

**Parameters**

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.
- baudRate\_Bps – Desired baud rate in bit-per-second for all data lines combined.
- srcClock\_Hz – FLEXIO clock frequency in Hz.

**Return values**

- kStatus\_Success – Set successfully.
- kStatus\_InvalidArgument – Could not set the baud rate.

```
void FLEXIO_MCULCD_SetSingleBeatWriteConfig(FLEXIO_MCULCD_Type *base)
```

Configures the FLEXIO MCULCD to multiple beats write mode.

At the beginning multiple beats write operation, the FLEXIO MCULCD is configured to multiple beats write mode using this function. After write operation, the configuration is cleared by FLEXIO\_MCULCD\_ClearSingleBeatWriteConfig.

---

**Note:** This is an internal used function, upper layer should not use.

---

**Parameters**

- base – Pointer to the FLEXIO\_MCULCD\_Type.

```
void FLEXIO_MCULCD_ClearSingleBeatWriteConfig(FLEXIO_MCULCD_Type *base)
```

Clear the FLEXIO MCULCD multiple beats write mode configuration.

Clear the write configuration set by FLEXIO\_MCULCD\_SetSingleBeatWriteConfig.

---

**Note:** This is an internal used function, upper layer should not use.

---

**Parameters**

- base – Pointer to the FLEXIO\_MCULCD\_Type.

void FLEXIO\_MCULCD\_SetSingleBeatReadConfig(*FLEXIO\_MCULCD\_Type* \*base)

Configures the FLEXIO MCULCD to multiple beats read mode.

At the beginning or multiple beats read operation, the FLEXIO MCULCD is configured to multiple beats read mode using this function. After read operation, the configuration is cleared by FLEXIO\_MCULCD\_ClearSingleBeatReadConfig.

---

**Note:** This is an internal used function, upper layer should not use.

---

#### Parameters

- base – Pointer to the FLEXIO\_MCULCD\_Type.

void FLEXIO\_MCULCD\_ClearSingleBeatReadConfig(*FLEXIO\_MCULCD\_Type* \*base)

Clear the FLEXIO MCULCD multiple beats read mode configuration.

Clear the read configuration set by FLEXIO\_MCULCD\_SetSingleBeatReadConfig.

---

**Note:** This is an internal used function, upper layer should not use.

---

#### Parameters

- base – Pointer to the FLEXIO\_MCULCD\_Type.

void FLEXIO\_MCULCD\_SetMultiBeatsWriteConfig(*FLEXIO\_MCULCD\_Type* \*base)

Configures the FLEXIO MCULCD to multiple beats write mode.

At the beginning multiple beats write operation, the FLEXIO MCULCD is configured to multiple beats write mode using this function. After write operation, the configuration is cleared by FLEXIO\_MCULCD\_ClearMultBeatsWriteConfig.

---

**Note:** This is an internal used function, upper layer should not use.

---

#### Parameters

- base – Pointer to the FLEXIO\_MCULCD\_Type.

void FLEXIO\_MCULCD\_ClearMultiBeatsWriteConfig(*FLEXIO\_MCULCD\_Type* \*base)

Clear the FLEXIO MCULCD multiple beats write mode configuration.

Clear the write configuration set by FLEXIO\_MCULCD\_SetMultBeatsWriteConfig.

---

**Note:** This is an internal used function, upper layer should not use.

---

#### Parameters

- base – Pointer to the FLEXIO\_MCULCD\_Type.

void FLEXIO\_MCULCD\_SetMultiBeatsReadConfig(*FLEXIO\_MCULCD\_Type* \*base)

Configures the FLEXIO MCULCD to multiple beats read mode.

At the beginning or multiple beats read operation, the FLEXIO MCULCD is configured to multiple beats read mode using this function. After read operation, the configuration is cleared by FLEXIO\_MCULCD\_ClearMultBeatsReadConfig.

---

**Note:** This is an internal used function, upper layer should not use.

---

**Parameters**

- base – Pointer to the FLEXIO\_MCULCD\_Type.

```
void FLEXIO_MCULCD_ClearMultiBeatsReadConfig(FLEXIO_MCULCD_Type *base)
```

Clear the FLEXIO MCULCD multiple beats read mode configuration.

Clear the read configuration set by FLEXIO\_MCULCD\_SetMultBeatsReadConfig.

---

**Note:** This is an internal used function, upper layer should not use.

---

**Parameters**

- base – Pointer to the FLEXIO\_MCULCD\_Type.

```
static inline void FLEXIO_MCULCD_Enable(FLEXIO_MCULCD_Type *base, bool enable)
```

Enables/disables the FlexIO MCULCD module operation.

**Parameters**

- base – Pointer to the FLEXIO\_MCULCD\_Type.
- enable – True to enable, false does not have any effect.

```
uint32_t FLEXIO_MCULCD_ReadData(FLEXIO_MCULCD_Type *base)
```

Read data from the FLEXIO MCULCD RX shifter buffer.

Read data from the RX shift buffer directly, it does no check whether the buffer is empty or not.

If the data bus width is 8-bit:

```
uint8_t value;
value = (uint8_t)FLEXIO_MCULCD_ReadData(base);
```

If the data bus width is 16-bit:

```
uint16_t value;
value = (uint16_t)FLEXIO_MCULCD_ReadData(base);
```

---

**Note:** This function returns the RX shifter buffer value (32-bit) directly. The return value should be converted according to data bus width.

---



---

**Note:** Don't use this function with DMA APIs.

---

**Parameters**

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.

**Returns**

The data read out.

```
static inline void FLEXIO_MCULCD_WriteData(FLEXIO_MCULCD_Type *base, uint32_t data)
```

Write data into the FLEXIO MCULCD TX shifter buffer.

Write data into the TX shift buffer directly, it does no check whether the buffer is full or not.

---

**Note:** Don't use this function with DMA APIs.

---

### Parameters

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.
- data – The data to write.

static inline void FLEXIO\_MCULCD\_StartTransfer(*FLEXIO\_MCULCD\_Type* \*base)

Assert the nCS to start transfer.

### Parameters

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.

static inline void FLEXIO\_MCULCD\_StopTransfer(*FLEXIO\_MCULCD\_Type* \*base)

De-assert the nCS to stop transfer.

### Parameters

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.

void FLEXIO\_MCULCD\_WaitTransmitComplete(void)

Wait for transmit data send out finished.

Currently there is no effective method to wait for the data send out from the shiter, so here use a while loop to wait.

---

**Note:** This is an internal used function.

---

void FLEXIO\_MCULCD\_WriteCommandBlocking(*FLEXIO\_MCULCD\_Type* \*base, uint32\_t  
command)

Send command in blocking way.

This function sends the command and returns when the command has been sent out.

### Parameters

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.
- command – The command to send.

void FLEXIO\_MCULCD\_WriteDataArrayBlocking(*FLEXIO\_MCULCD\_Type* \*base, const void  
\*data, size\_t size)

Send data array in blocking way.

This function sends the data array and returns when the data sent out.

### Parameters

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.
- data – The data array to send.
- size – How many bytes to write.

void FLEXIO\_MCULCD\_ReadDataArrayBlocking(*FLEXIO\_MCULCD\_Type* \*base, void \*data,  
size\_t size)

Read data into array in blocking way.

This function reads the data into array and returns when the data read finished.

### Parameters

- base – Pointer to the FLEXIO\_MCULCD\_Type structure.
- data – The array to save the data.
- size – How many bytes to read.

```
void FLEXIO_MCULCD_WriteSameValueBlocking(FLEXIO_MCULCD_Type *base, uint32_t
                                         sameValue, size_t size)
```

Send the same value many times in blocking way.

This function sends the same value many times. It could be used to clear the LCD screen. If the data bus width is 8, this function will send LSB 8 bits of `sameValue` for `size` times. If the data bus is 16, this function will send LSB 16 bits of `sameValue` for `size / 2` times.

#### Parameters

- `base` – Pointer to the `FLEXIO_MCULCD_Type` structure.
- `sameValue` – The same value to send.
- `size` – How many bytes to send.

```
void FLEXIO_MCULCD_TransferBlocking(FLEXIO_MCULCD_Type *base,
                                     flexio_mculcd_transfer_t *xfer)
```

Performs a polling transfer.

---

**Note:** The API does not return until the transfer finished.

---

#### Parameters

- `base` – pointer to `FLEXIO_MCULCD_Type` structure.
- `xfer` – pointer to `flexio_mculcd_transfer_t` structure.

```
status_t FLEXIO_MCULCD_TransferCreateHandle(FLEXIO_MCULCD_Type *base,
                                             flexio_mculcd_handle_t *handle,
                                             flexio_mculcd_transfer_callback_t callback,
                                             void *userData)
```

Initializes the FlexIO MCULCD handle, which is used in transactional functions.

#### Parameters

- `base` – Pointer to the `FLEXIO_MCULCD_Type` structure.
- `handle` – Pointer to the `flexio_mculcd_handle_t` structure to store the transfer state.
- `callback` – The callback function.
- `userData` – The parameter of the callback function.

#### Return values

- `kStatus_Success` – Successfully create the handle.
- `kStatus_OutOfRange` – The FlexIO type/handle/ISR table out of range.

```
status_t FLEXIO_MCULCD_TransferNonBlocking(FLEXIO_MCULCD_Type *base,
                                             flexio_mculcd_handle_t *handle,
                                             flexio_mculcd_transfer_t *xfer)
```

Transfer data using IRQ.

This function sends data using IRQ. This is a non-blocking function, which returns right away. When all data is sent out/received, the callback function is called.

#### Parameters

- `base` – Pointer to the `FLEXIO_MCULCD_Type` structure.
- `handle` – Pointer to the `flexio_mculcd_handle_t` structure to store the transfer state.
- `xfer` – FlexIO MCULCD transfer structure. See `flexio_mculcd_transfer_t`.

**Return values**

- `kStatus_Success` – Successfully start a transfer.
- `kStatus_InvalidArgument` – Input argument is invalid.
- `kStatus_FLEXIO_MCULCD_Busy` – MCULCD is busy with another transfer.

```
void FLEXIO_MCULCD_TransferAbort(FLEXIO_MCULCD_Type *base, flexio_mculcd_handle_t *handle)
```

Aborts the data transfer, which used IRQ.

**Parameters**

- `base` – Pointer to the `FLEXIO_MCULCD_Type` structure.
- `handle` – Pointer to the `flexio_mculcd_handle_t` structure to store the transfer state.

```
status_t FLEXIO_MCULCD_TransferGetCount(FLEXIO_MCULCD_Type *base, flexio_mculcd_handle_t *handle, size_t *count)
```

Gets the data transfer status which used IRQ.

**Parameters**

- `base` – Pointer to the `FLEXIO_MCULCD_Type` structure.
- `handle` – Pointer to the `flexio_mculcd_handle_t` structure to store the transfer state.
- `count` – How many bytes transferred so far by the non-blocking transaction.

**Return values**

- `kStatus_Success` – Get the transferred count Successfully.
- `kStatus_NoTransferInProgress` – No transfer in process.

```
void FLEXIO_MCULCD_TransferHandleIRQ(void *base, void *handle)
```

FlexIO MCULCD IRQ handler function.

**Parameters**

- `base` – Pointer to the `FLEXIO_MCULCD_Type` structure.
- `handle` – Pointer to the `flexio_mculcd_handle_t` structure to store the transfer state.

```
FSL_FLEXIO_MCULCD_DRIVER_VERSION
```

FlexIO MCULCD driver version.

FlexIO LCD transfer status.

*Values:*

enumerator `kStatus_FLEXIO_MCULCD_Idle`  
FlexIO LCD is idle.

enumerator `kStatus_FLEXIO_MCULCD_Busy`  
FlexIO LCD is busy

enumerator `kStatus_FLEXIO_MCULCD_Error`  
FlexIO LCD error occurred

enum `_flexio_mculcd_pixel_format`

Define FlexIO MCULCD pixel format.

*Values:*

enumerator `kFLEXIO_MCULCD_RGB565`  
RGB565, 16-bit.

enumerator `kFLEXIO_MCULCD_BGR565`  
BGR565, 16-bit.

enumerator `kFLEXIO_MCULCD_RGB888`  
RGB888, 24-bit.

enumerator `kFLEXIO_MCULCD_BGR888`  
BGR888, 24-bit.

enum `_flexio_mculcd_bus`

Define FlexIO MCULCD bus type.

*Values:*

enumerator `kFLEXIO_MCULCD_8080`  
Using Intel 8080 bus.

enumerator `kFLEXIO_MCULCD_6800`  
Using Motorola 6800 bus.

enum `_flexio_mculcd_interrupt_enable`

Define FlexIO MCULCD interrupt mask.

*Values:*

enumerator `kFLEXIO_MCULCD_TxEmptyInterruptEnable`  
Transmit buffer empty interrupt enable.

enumerator `kFLEXIO_MCULCD_RxFullInterruptEnable`  
Receive buffer full interrupt enable.

enum `_flexio_mculcd_status_flags`

Define FlexIO MCULCD status mask.

*Values:*

enumerator `kFLEXIO_MCULCD_TxEmptyFlag`  
Transmit buffer empty flag.

enumerator `kFLEXIO_MCULCD_RxFullFlag`  
Receive buffer full flag.

enum `_flexio_mculcd_dma_enable`

Define FlexIO MCULCD DMA mask.

*Values:*

enumerator `kFLEXIO_MCULCD_TxDmaEnable`  
Tx DMA request source

enumerator `kFLEXIO_MCULCD_RxDmaEnable`  
Rx DMA request source

enum `_flexio_mculcd_transfer_mode`

Transfer mode.

*Values:*

enumerator `kFLEXIO_MCULCD_ReadArray`  
Read data into an array.

enumerator `kFLEXIO_MCULCD_WriteArray`  
Write data from an array.

enumerator `kFLEXIO_MCULCD_WriteSameValue`  
Write the same value many times.

typedef enum `_flexio_mculcd_pixel_format` `flexio_mculcd_pixel_format_t`  
Define FlexIO MCULCD pixel format.

typedef enum `_flexio_mculcd_bus` `flexio_mculcd_bus_t`  
Define FlexIO MCULCD bus type.

typedef void (`*flexio_mculcd_pin_func_t`)(bool set)  
Function to set or clear the CS and RS pin.

typedef struct `_flexio_mculcd_type` `FLEXIO_MCULCD_Type`  
Define FlexIO MCULCD access structure typedef.

typedef struct `_flexio_mculcd_config` `flexio_mculcd_config_t`  
Define FlexIO MCULCD configuration structure.

typedef enum `_flexio_mculcd_transfer_mode` `flexio_mculcd_transfer_mode_t`  
Transfer mode.

typedef struct `_flexio_mculcd_transfer` `flexio_mculcd_transfer_t`  
Define FlexIO MCULCD transfer structure.

typedef struct `_flexio_mculcd_handle` `flexio_mculcd_handle_t`  
typedef for `flexio_mculcd_handle_t` in advance.

typedef void (`*flexio_mculcd_transfer_callback_t`)(`FLEXIO_MCULCD_Type *base`,  
`flexio_mculcd_handle_t *handle`, `status_t status`, void `*userData`)  
FlexIO MCULCD callback for finished transfer.  
When transfer finished, the callback function is called and returns the `status` as `kStatus_FLEXIO_MCULCD_Idle`.

`FLEXIO_MCULCD_WAIT_COMPLETE_TIME`  
The delay time to wait for FLEXIO transmit complete.  
Currently there is no method to detect whether the data has been sent out from the shifter, so the driver use a software delay for this. When the data is written to shifter buffer, the driver call the delay function to wait for the data shift out. If this value is too small, then the last few bytes might be lost when writing data using interrupt method or DMA method.

`FLEXIO_MCULCD_DATA_BUS_WIDTH`  
The data bus width, must be 8 or 16.

`FLEXIO_MCULCD_LEGACY_GPIO_FUNC`  
Whether to use legacy GPIO functions to control the CS/RS/RDWR pin signal.  
If using the legacy pin functions, there is no user defined argument passed to the function.

struct `_flexio_mculcd_type`  
`#include <fsl_flexio_mculcd.h>` Define FlexIO MCULCD access structure typedef.

**Public Members**

FLEXIO\_Type \*flexioBase

FlexIO base pointer.

*flexio\_mculcd\_bus\_t* busType

The bus type, 8080 or 6800.

uint8\_t dataPinStartIndex

Start index of the data pin, the FlexIO pin dataPinStartIndex to (dataPinStartIndex + FLEXIO\_MCULCD\_DATA\_BUS\_WIDTH -1) will be used for data transfer. Only support data bus width 8 and 16.

uint8\_t ENWRPIndex

Pin select for WR(8080 mode), EN(6800 mode).

uint8\_t RDPinIndex

Pin select for RD(8080 mode), not used in 6800 mode.

uint8\_t txShifterStartIndex

Start index of shifters used for data write, it must be 0 or 4.

uint8\_t txShifterEndIndex

End index of shifters used for data write.

uint8\_t rxShifterStartIndex

Start index of shifters used for data read.

uint8\_t rxShifterEndIndex

End index of shifters used for data read, it must be 3 or 7.

uint8\_t timerIndex

Timer index used in FlexIO MCULCD.

*flexio\_mculcd\_pin\_func\_t* setCSPin

Function to set or clear the CS pin.

*flexio\_mculcd\_pin\_func\_t* setRSPin

Function to set or clear the RS pin.

*flexio\_mculcd\_pin\_func\_t* setRDWRPIn

Function to set or clear the RD/WR pin, only used in 6800 mode.

struct *\_flexio\_mculcd\_config*

*#include <fsl\_flexio\_mculcd.h>* Define FlexIO MCULCD configuration structure.

**Public Members**

bool enable

Enable/disable FlexIO MCULCD after configuration.

bool enableInDoze

Enable/disable FlexIO operation in doze mode.

bool enableInDebug

Enable/disable FlexIO operation in debug mode.

bool enableFastAccess

Enable/disable fast access to FlexIO registers, fast access requires the FlexIO clock to be at least twice the frequency of the bus clock.

uint32\_t baudRate\_Bps

Baud rate in bit-per-second for all data lines combined.

struct \_flexio\_mculcd\_transfer

*#include <fsl\_flexio\_mculcd.h>* Define FlexIO MCULCD transfer structure.

### Public Members

uint32\_t command

Command to send.

uint32\_t dataAddrOrSameValue

When sending the same value for many times, this is the value to send. When writing or reading array, this is the address of the data array.

size\_t dataSize

How many bytes to transfer.

*flexio\_mculcd\_transfer\_mode\_t* mode

Transfer mode.

bool dataOnly

Send data only when tx without the command.

struct \_flexio\_mculcd\_handle

*#include <fsl\_flexio\_mculcd.h>* Define FlexIO MCULCD handle structure.

### Public Members

uint32\_t dataAddrOrSameValue

When sending the same value for many times, this is the value to send. When writing or reading array, this is the address of the data array.

size\_t dataCount

Total count to be transferred.

volatile size\_t remainingCount

Remaining count to transfer.

volatile uint32\_t state

FlexIO MCULCD internal state.

*flexio\_mculcd\_transfer\_callback\_t* completionCallback

FlexIO MCULCD transfer completed callback.

void \*userData

Callback parameter.

## 2.25 FlexIO SPI Driver

void FLEXIO\_SPI\_MasterInit(*FLEXIO\_SPI\_Type* \*base, *flexio\_spi\_master\_config\_t* \*masterConfig, uint32\_t srcClock\_Hz)

Ungates the FlexIO clock, resets the FlexIO module, configures the FlexIO SPI master hardware, and configures the FlexIO SPI with FlexIO SPI master configuration. The configuration structure can be filled by the user, or be set with default values by the FLEXIO\_SPI\_MasterGetDefaultConfig().

### Example

```

FLEXIO_SPI_Type spiDev = {
.flexioBase = FLEXIO,
.SDOPinIndex = 0,
.SDIPinIndex = 1,
.SCKPinIndex = 2,
.CSnPinIndex = 3,
.shifterIndex = {0,1},
.timerIndex = {0,1}
};
flexio_spi_master_config_t config = {
.enableMaster = true,
.enableInDoze = false,
.enableInDebug = true,
.enableFastAccess = false,
.baudRate_Bps = 500000,
.phase = kFLEXIO_SPI_ClockPhaseFirstEdge,
.direction = kFLEXIO_SPI_MsbFirst,
.dataMode = kFLEXIO_SPI_8BitMode
};
FLEXIO_SPI_MasterInit(&spiDev, &config, srcClock_Hz);

```

---

**Note:** 1.FlexIO SPI master only support CPOL = 0, which means clock inactive low. 2.For FlexIO SPI master, the input valid time is 1.5 clock cycles, for slave the output valid time is 2.5 clock cycles. So if FlexIO SPI master communicates with other spi IPs, the maximum baud rate is FlexIO clock frequency divided by  $2*2=4$ . If FlexIO SPI master communicates with FlexIO SPI slave, the maximum baud rate is FlexIO clock frequency divided by  $(1.5+2.5)*2=8$ .

---

### Parameters

- base – Pointer to the FLEXIO\_SPI\_Type structure.
- masterConfig – Pointer to the flexio\_spi\_master\_config\_t structure.
- srcClock\_Hz – FlexIO source clock in Hz.

```
void FLEXIO_SPI_MasterDeinit(FLEXIO_SPI_Type *base)
```

Resets the FlexIO SPI timer and shifter config.

### Parameters

- base – Pointer to the FLEXIO\_SPI\_Type.

```
void FLEXIO_SPI_MasterGetDefaultConfig(flexio_spi_master_config_t *masterConfig)
```

Gets the default configuration to configure the FlexIO SPI master. The configuration can be used directly by calling the FLEXIO\_SPI\_MasterConfigure(). Example:

```

flexio_spi_master_config_t masterConfig;
FLEXIO_SPI_MasterGetDefaultConfig(&masterConfig);

```

### Parameters

- masterConfig – Pointer to the flexio\_spi\_master\_config\_t structure.

```
void FLEXIO_SPI_SlaveInit(FLEXIO_SPI_Type *base, flexio_spi_slave_config_t *slaveConfig)
```

Ungates the FlexIO clock, resets the FlexIO module, configures the FlexIO SPI slave hardware configuration, and configures the FlexIO SPI with FlexIO SPI slave configuration.

The configuration structure can be filled by the user, or be set with default values by the FLEXIO\_SPI\_SlaveGetDefaultConfig().

**Note:** 1. Only one timer is needed in the FlexIO SPI slave. As a result, the second timer index is ignored. 2. FlexIO SPI slave only support CPOL = 0, which means clock inactive low. 3. For FlexIO SPI master, the input valid time is 1.5 clock cycles, for slave the output valid time is 2.5 clock cycles. So if FlexIO SPI slave communicates with other spi IPs, the maximum baud rate is FlexIO clock frequency divided by  $3*2=6$ . If FlexIO SPI slave communicates with FlexIO SPI master, the maximum baud rate is FlexIO clock frequency divided by  $(1.5+2.5)*2=8$ .

Example

```
FLEXIO_SPI_Type spiDev = {
    .flexioBase = FLEXIO,
    .SDOPinIndex = 0,
    .SDIPinIndex = 1,
    .SCKPinIndex = 2,
    .CSnPinIndex = 3,
    .shifterIndex = {0,1},
    .timerIndex = {0}
};
flexio_spi_slave_config_t config = {
    .enableSlave = true,
    .enableInDoze = false,
    .enableInDebug = true,
    .enableFastAccess = false,
    .phase = kFLEXIO_SPI_ClockPhaseFirstEdge,
    .direction = kFLEXIO_SPI_MsbFirst,
    .dataMode = kFLEXIO_SPI_8BitMode
};
FLEXIO_SPI_SlaveInit(&spiDev, &config);
```

### Parameters

- base – Pointer to the FLEXIO\_SPI\_Type structure.
- slaveConfig – Pointer to the flexio\_spi\_slave\_config\_t structure.

```
void FLEXIO_SPI_SlaveDeinit(FLEXIO_SPI_Type *base)
```

Gates the FlexIO clock.

### Parameters

- base – Pointer to the FLEXIO\_SPI\_Type.

```
void FLEXIO_SPI_SlaveGetDefaultConfig(flexio_spi_slave_config_t *slaveConfig)
```

Gets the default configuration to configure the FlexIO SPI slave. The configuration can be used directly for calling the FLEXIO\_SPI\_SlaveConfigure(). Example:

```
flexio_spi_slave_config_t slaveConfig;
FLEXIO_SPI_SlaveGetDefaultConfig(&slaveConfig);
```

### Parameters

- slaveConfig – Pointer to the flexio\_spi\_slave\_config\_t structure.

```
uint32_t FLEXIO_SPI_GetStatusFlags(FLEXIO_SPI_Type *base)
```

Gets FlexIO SPI status flags.

### Parameters

- base – Pointer to the FLEXIO\_SPI\_Type structure.

**Returns**

status flag; Use the status flag to AND the following flag mask and get the status.

- kFLEXIO\_SPI\_TxEmptyFlag
- kFLEXIO\_SPI\_RxEmptyFlag

```
void FLEXIO_SPI_ClearStatusFlags(FLEXIO_SPI_Type *base, uint32_t mask)
```

Clears FlexIO SPI status flags.

**Parameters**

- base – Pointer to the *FLEXIO\_SPI\_Type* structure.
- mask – status flag The parameter can be any combination of the following values:
  - kFLEXIO\_SPI\_TxEmptyFlag
  - kFLEXIO\_SPI\_RxEmptyFlag

```
void FLEXIO_SPI_EnableInterrupts(FLEXIO_SPI_Type *base, uint32_t mask)
```

Enables the FlexIO SPI interrupt.

This function enables the FlexIO SPI interrupt.

**Parameters**

- base – Pointer to the *FLEXIO\_SPI\_Type* structure.
- mask – interrupt source. The parameter can be any combination of the following values:
  - kFLEXIO\_SPI\_RxFullInterruptEnable
  - kFLEXIO\_SPI\_TxEmptyInterruptEnable

```
void FLEXIO_SPI_DisableInterrupts(FLEXIO_SPI_Type *base, uint32_t mask)
```

Disables the FlexIO SPI interrupt.

This function disables the FlexIO SPI interrupt.

**Parameters**

- base – Pointer to the *FLEXIO\_SPI\_Type* structure.
- mask – interrupt source The parameter can be any combination of the following values:
  - kFLEXIO\_SPI\_RxFullInterruptEnable
  - kFLEXIO\_SPI\_TxEmptyInterruptEnable

```
void FLEXIO_SPI_EnableDMA(FLEXIO_SPI_Type *base, uint32_t mask, bool enable)
```

Enables/disables the FlexIO SPI transmit DMA. This function enables/disables the FlexIO SPI Tx DMA, which means that asserting the kFLEXIO\_SPI\_TxEmptyFlag does/doesn't trigger the DMA request.

**Parameters**

- base – Pointer to the *FLEXIO\_SPI\_Type* structure.
- mask – SPI DMA source.
- enable – True means enable DMA, false means disable DMA.

```
static inline uint32_t FLEXIO_SPI_GetTxDataRegisterAddress(FLEXIO_SPI_Type *base,
                                                         flexio_spi_shift_direction_t
                                                         direction)
```

Gets the FlexIO SPI transmit data register address for MSB first transfer.

This function returns the SPI data register address, which is mainly used by DMA/eDMA.

#### Parameters

- *base* – Pointer to the `FLEXIO_SPI_Type` structure.
- *direction* – Shift direction of MSB first or LSB first.

#### Returns

FlexIO SPI transmit data register address.

```
static inline uint32_t FLEXIO_SPI_GetRxDataRegisterAddress(FLEXIO_SPI_Type *base,  
                                                         flexio_spi_shift_direction_t  
                                                         direction)
```

Gets the FlexIO SPI receive data register address for the MSB first transfer.

This function returns the SPI data register address, which is mainly used by DMA/eDMA.

#### Parameters

- *base* – Pointer to the `FLEXIO_SPI_Type` structure.
- *direction* – Shift direction of MSB first or LSB first.

#### Returns

FlexIO SPI receive data register address.

```
static inline void FLEXIO_SPI_Enable(FLEXIO_SPI_Type *base, bool enable)
```

Enables/disables the FlexIO SPI module operation.

#### Parameters

- *base* – Pointer to the `FLEXIO_SPI_Type`.
- *enable* – True to enable, false does not have any effect.

```
void FLEXIO_SPI_MasterSetBaudRate(FLEXIO_SPI_Type *base, uint32_t baudRate_Bps,  
                                  uint32_t srcClockHz)
```

Sets baud rate for the FlexIO SPI transfer, which is only used for the master.

#### Parameters

- *base* – Pointer to the `FLEXIO_SPI_Type` structure.
- *baudRate\_Bps* – Baud Rate needed in Hz.
- *srcClockHz* – SPI source clock frequency in Hz.

```
static inline void FLEXIO_SPI_WriteData(FLEXIO_SPI_Type *base, flexio_spi_shift_direction_t  
                                       direction, uint32_t data)
```

Writes one byte of data, which is sent using the MSB method.

---

**Note:** This is a non-blocking API, which returns directly after the data is put into the data register but the data transfer is not finished on the bus. Ensure that the `TxEEmptyFlag` is asserted before calling this API.

---

#### Parameters

- *base* – Pointer to the `FLEXIO_SPI_Type` structure.
- *direction* – Shift direction of MSB first or LSB first.
- *data* – 8/16/32 bit data.

```
static inline uint32_t FLEXIO_SPI_ReadData(FLEXIO_SPI_Type *base,
                                          flexio_spi_shift_direction_t direction)
```

Reads 8 bit/16 bit data.

---

**Note:** This is a non-blocking API, which returns directly after the data is read from the data register. Ensure that the RxFullFlag is asserted before calling this API.

---

#### Parameters

- base – Pointer to the *FLEXIO\_SPI\_Type* structure.
- direction – Shift direction of MSB first or LSB first.

#### Returns

8 bit/16 bit data received.

```
status_t FLEXIO_SPI_WriteBlocking(FLEXIO_SPI_Type *base, flexio_spi_shift_direction_t
                                   direction, const uint8_t *buffer, size_t size)
```

Sends a buffer of data bytes.

---

**Note:** This function blocks using the polling method until all bytes have been sent.

---

#### Parameters

- base – Pointer to the *FLEXIO\_SPI\_Type* structure.
- direction – Shift direction of MSB first or LSB first.
- buffer – The data bytes to send.
- size – The number of data bytes to send.

#### Return values

- *kStatus\_Success* – Successfully create the handle.
- *kStatus\_FLEXIO\_SPI\_Timeout* – The transfer timed out and was aborted.

```
status_t FLEXIO_SPI_ReadBlocking(FLEXIO_SPI_Type *base, flexio_spi_shift_direction_t
                                   direction, uint8_t *buffer, size_t size)
```

Receives a buffer of bytes.

---

**Note:** This function blocks using the polling method until all bytes have been received.

---

#### Parameters

- base – Pointer to the *FLEXIO\_SPI\_Type* structure.
- direction – Shift direction of MSB first or LSB first.
- buffer – The buffer to store the received bytes.
- size – The number of data bytes to be received.

#### Return values

- *kStatus\_Success* – Successfully create the handle.
- *kStatus\_FLEXIO\_SPI\_Timeout* – The transfer timed out and was aborted.

*status\_t* FLEXIO\_SPI\_MasterTransferBlocking(*FLEXIO\_SPI\_Type* \*base, *flexio\_spi\_transfer\_t* \*xfer)

Receives a buffer of bytes.

---

**Note:** This function blocks via polling until all bytes have been received.

---

#### Parameters

- base – pointer to *FLEXIO\_SPI\_Type* structure
- xfer – FlexIO SPI transfer structure, see *flexio\_spi\_transfer\_t*.

#### Return values

- *kStatus\_Success* – Successfully create the handle.
- *kStatus\_FLEXIO\_SPI\_Timeout* – The transfer timed out and was aborted.

*void* FLEXIO\_SPI\_FlushShifters(*FLEXIO\_SPI\_Type* \*base)

Flush tx/rx shifters.

#### Parameters

- base – Pointer to the *FLEXIO\_SPI\_Type* structure.

*status\_t* FLEXIO\_SPI\_MasterTransferCreateHandle(*FLEXIO\_SPI\_Type* \*base, *flexio\_spi\_master\_handle\_t* \*handle, *flexio\_spi\_master\_transfer\_callback\_t* callback, *void* \*userData)

Initializes the FlexIO SPI Master handle, which is used in transactional functions.

#### Parameters

- base – Pointer to the *FLEXIO\_SPI\_Type* structure.
- handle – Pointer to the *flexio\_spi\_master\_handle\_t* structure to store the transfer state.
- callback – The callback function.
- userData – The parameter of the callback function.

#### Return values

- *kStatus\_Success* – Successfully create the handle.
- *kStatus\_OutOfRange* – The FlexIO type/handle/ISR table out of range.

*status\_t* FLEXIO\_SPI\_MasterTransferNonBlocking(*FLEXIO\_SPI\_Type* \*base, *flexio\_spi\_master\_handle\_t* \*handle, *flexio\_spi\_transfer\_t* \*xfer)

Master transfer data using IRQ.

This function sends data using IRQ. This is a non-blocking function, which returns right away. When all data is sent out/received, the callback function is called.

#### Parameters

- base – Pointer to the *FLEXIO\_SPI\_Type* structure.
- handle – Pointer to the *flexio\_spi\_master\_handle\_t* structure to store the transfer state.
- xfer – FlexIO SPI transfer structure. See *flexio\_spi\_transfer\_t*.

#### Return values

- *kStatus\_Success* – Successfully start a transfer.

- `kStatus_InvalidArgument` – Input argument is invalid.
- `kStatus_FLEXIO_SPI_Busy` – SPI is not idle, is running another transfer.

```
void FLEXIO_SPI_MasterTransferAbort(FLEXIO_SPI_Type *base, flexio_spi_master_handle_t
                                     *handle)
```

Aborts the master data transfer, which used IRQ.

#### Parameters

- `base` – Pointer to the `FLEXIO_SPI_Type` structure.
- `handle` – Pointer to the `flexio_spi_master_handle_t` structure to store the transfer state.

```
status_t FLEXIO_SPI_MasterTransferGetCount(FLEXIO_SPI_Type *base,
                                             flexio_spi_master_handle_t *handle, size_t
                                             *count)
```

Gets the data transfer status which used IRQ.

#### Parameters

- `base` – Pointer to the `FLEXIO_SPI_Type` structure.
- `handle` – Pointer to the `flexio_spi_master_handle_t` structure to store the transfer state.
- `count` – Number of bytes transferred so far by the non-blocking transaction.

#### Return values

- `kStatus_InvalidArgument` – `count` is Invalid.
- `kStatus_Success` – Successfully return the count.

```
void FLEXIO_SPI_MasterTransferHandleIRQ(void *spiType, void *spiHandle)
```

FlexIO SPI master IRQ handler function.

#### Parameters

- `spiType` – Pointer to the `FLEXIO_SPI_Type` structure.
- `spiHandle` – Pointer to the `flexio_spi_master_handle_t` structure to store the transfer state.

```
status_t FLEXIO_SPI_SlaveTransferCreateHandle(FLEXIO_SPI_Type *base,
                                               flexio_spi_slave_handle_t *handle,
                                               flexio_spi_slave_transfer_callback_t callback,
                                               void *userData)
```

Initializes the FlexIO SPI Slave handle, which is used in transactional functions.

#### Parameters

- `base` – Pointer to the `FLEXIO_SPI_Type` structure.
- `handle` – Pointer to the `flexio_spi_slave_handle_t` structure to store the transfer state.
- `callback` – The callback function.
- `userData` – The parameter of the callback function.

#### Return values

- `kStatus_Success` – Successfully create the handle.
- `kStatus_OutOfRange` – The FlexIO type/handle/ISR table out of range.

```
status_t FLEXIO_SPI_SlaveTransferNonBlocking(FLEXIO_SPI_Type *base,  
                                             flexio_spi_slave_handle_t *handle,  
                                             flexio_spi_transfer_t *xfer)
```

Slave transfer data using IRQ.

This function sends data using IRQ. This is a non-blocking function, which returns right away. When all data is sent out/received, the callback function is called.

#### Parameters

- handle – Pointer to the `flexio_spi_slave_handle_t` structure to store the transfer state.
- base – Pointer to the `FLEXIO_SPI_Type` structure.
- xfer – FlexIO SPI transfer structure. See `flexio_spi_transfer_t`.

#### Return values

- `kStatus_Success` – Successfully start a transfer.
- `kStatus_InvalidArgument` – Input argument is invalid.
- `kStatus_FLEXIO_SPI_Busy` – SPI is not idle; it is running another transfer.

```
static inline void FLEXIO_SPI_SlaveTransferAbort(FLEXIO_SPI_Type *base,  
                                                flexio_spi_slave_handle_t *handle)
```

Aborts the slave data transfer which used IRQ, share same API with master.

#### Parameters

- base – Pointer to the `FLEXIO_SPI_Type` structure.
- handle – Pointer to the `flexio_spi_slave_handle_t` structure to store the transfer state.

```
static inline status_t FLEXIO_SPI_SlaveTransferGetCount(FLEXIO_SPI_Type *base,  
                                                       flexio_spi_slave_handle_t *handle,  
                                                       size_t *count)
```

Gets the data transfer status which used IRQ, share same API with master.

#### Parameters

- base – Pointer to the `FLEXIO_SPI_Type` structure.
- handle – Pointer to the `flexio_spi_slave_handle_t` structure to store the transfer state.
- count – Number of bytes transferred so far by the non-blocking transaction.

#### Return values

- `kStatus_InvalidArgument` – count is Invalid.
- `kStatus_Success` – Successfully return the count.

```
void FLEXIO_SPI_SlaveTransferHandleIRQ(void *spiType, void *spiHandle)
```

FlexIO SPI slave IRQ handler function.

#### Parameters

- spiType – Pointer to the `FLEXIO_SPI_Type` structure.
- spiHandle – Pointer to the `flexio_spi_slave_handle_t` structure to store the transfer state.

```
FSL_FLEXIO_SPI_DRIVER_VERSION
```

FlexIO SPI driver version.

Error codes for the FlexIO SPI driver.

*Values:*

enumerator kStatus\_FLEXIO\_SPI\_Busy  
FlexIO SPI is busy.

enumerator kStatus\_FLEXIO\_SPI\_Idle  
SPI is idle

enumerator kStatus\_FLEXIO\_SPI\_Error  
FlexIO SPI error.

enumerator kStatus\_FLEXIO\_SPI\_Timeout  
FlexIO SPI timeout polling status flags.

enum \_flexio\_spi\_clock\_phase  
FlexIO SPI clock phase configuration.

*Values:*

enumerator kFLEXIO\_SPI\_ClockPhaseFirstEdge  
First edge on SPCK occurs at the middle of the first cycle of a data transfer.

enumerator kFLEXIO\_SPI\_ClockPhaseSecondEdge  
First edge on SPCK occurs at the start of the first cycle of a data transfer.

enum \_flexio\_spi\_shift\_direction  
FlexIO SPI data shifter direction options.

*Values:*

enumerator kFLEXIO\_SPI\_MsbFirst  
Data transfers start with most significant bit.

enumerator kFLEXIO\_SPI\_LsbFirst  
Data transfers start with least significant bit.

enum \_flexio\_spi\_data\_bitcount\_mode  
FlexIO SPI data length mode options.

*Values:*

enumerator kFLEXIO\_SPI\_8BitMode  
8-bit data transmission mode.

enumerator kFLEXIO\_SPI\_16BitMode  
16-bit data transmission mode.

enumerator kFLEXIO\_SPI\_32BitMode  
32-bit data transmission mode.

enum \_flexio\_spi\_interrupt\_enable  
Define FlexIO SPI interrupt mask.

*Values:*

enumerator kFLEXIO\_SPI\_TxEmptyInterruptEnable  
Transmit buffer empty interrupt enable.

enumerator kFLEXIO\_SPI\_RxFullInterruptEnable  
Receive buffer full interrupt enable.

enum *\_flexio\_spi\_status\_flags*

Define FlexIO SPI status mask.

*Values:*

enumerator kFLEXIO\_SPI\_TxBufferEmptyFlag

Transmit buffer empty flag.

enumerator kFLEXIO\_SPI\_RxBufferFullFlag

Receive buffer full flag.

enum *\_flexio\_spi\_dma\_enable*

Define FlexIO SPI DMA mask.

*Values:*

enumerator kFLEXIO\_SPI\_TxDmaEnable

Tx DMA request source

enumerator kFLEXIO\_SPI\_RxDmaEnable

Rx DMA request source

enumerator kFLEXIO\_SPI\_DmaAllEnable

All DMA request source

enum *\_flexio\_spi\_transfer\_flags*

Define FlexIO SPI transfer flags.

---

**Note:** Use kFLEXIO\_SPI\_csContinuous and one of the other flags to OR together to form the transfer flag.

---

*Values:*

enumerator kFLEXIO\_SPI\_8bitMsb

FlexIO SPI 8-bit MSB first

enumerator kFLEXIO\_SPI\_8bitLsb

FlexIO SPI 8-bit LSB first

enumerator kFLEXIO\_SPI\_16bitMsb

FlexIO SPI 16-bit MSB first

enumerator kFLEXIO\_SPI\_16bitLsb

FlexIO SPI 16-bit LSB first

enumerator kFLEXIO\_SPI\_32bitMsb

FlexIO SPI 32-bit MSB first

enumerator kFLEXIO\_SPI\_32bitLsb

FlexIO SPI 32-bit LSB first

enumerator kFLEXIO\_SPI\_csContinuous

Enable the CS signal continuous mode

typedef enum *\_flexio\_spi\_clock\_phase* flexio\_spi\_clock\_phase\_t

FlexIO SPI clock phase configuration.

typedef enum *\_flexio\_spi\_shift\_direction* flexio\_spi\_shift\_direction\_t

FlexIO SPI data shifter direction options.

typedef enum *\_flexio\_spi\_data\_bitcount\_mode* flexio\_spi\_data\_bitcount\_mode\_t

FlexIO SPI data length mode options.

```

typedef struct _flexio_spi_type FLEXIO_SPI_Type
    Define FlexIO SPI access structure typedef.
typedef struct _flexio_spi_master_config flexio_spi_master_config_t
    Define FlexIO SPI master configuration structure.
typedef struct _flexio_spi_slave_config flexio_spi_slave_config_t
    Define FlexIO SPI slave configuration structure.
typedef struct _flexio_spi_transfer flexio_spi_transfer_t
    Define FlexIO SPI transfer structure.
typedef struct _flexio_spi_master_handle flexio_spi_master_handle_t
    typedef for flexio_spi_master_handle_t in advance.
typedef flexio_spi_master_handle_t flexio_spi_slave_handle_t
    Slave handle is the same with master handle.
typedef void (*flexio_spi_master_transfer_callback_t)(FLEXIO_SPI_Type *base,
flexio_spi_master_handle_t *handle, status_t status, void *userData)
    FlexIO SPI master callback for finished transmit.
typedef void (*flexio_spi_slave_transfer_callback_t)(FLEXIO_SPI_Type *base,
flexio_spi_slave_handle_t *handle, status_t status, void *userData)
    FlexIO SPI slave callback for finished transmit.
FLEXIO_SPI_DUMMYDATA
    FlexIO SPI dummy transfer data, the data is sent while txData is NULL.
SPI_RETRY_TIMES
    Retry times for waiting flag.
FLEXIO_SPI_XFER_DATA_FORMAT(flag)
    Get the transfer data format of width and bit order.
struct _flexio_spi_type
    #include <fsl_flexio_spi.h> Define FlexIO SPI access structure typedef.

```

### Public Members

```

FLEXIO_Type *flexioBase
    FlexIO base pointer.
uint8_t SDOPinIndex
    Pin select for data output. To set SDO pin in Hi-Z state, user needs to mux the pin as
    GPIO input and disable all pull up/down in application.
uint8_t SDIPinIndex
    Pin select for data input.
uint8_t SCKPinIndex
    Pin select for clock.
uint8_t CSnPinIndex
    Pin select for enable.
uint8_t shifterIndex[2]
    Shifter index used in FlexIO SPI.
uint8_t timerIndex[2]
    Timer index used in FlexIO SPI.

```

```
struct _flexio_spi_master_config
    #include <fsl_flexio_spi.h> Define FlexIO SPI master configuration structure.
```

### Public Members

```
bool enableMaster
    Enable/disable FlexIO SPI master after configuration.

bool enableInDoze
    Enable/disable FlexIO operation in doze mode.

bool enableInDebug
    Enable/disable FlexIO operation in debug mode.

bool enableFastAccess
    Enable/disable fast access to FlexIO registers, fast access requires the FlexIO clock to
    be at least twice the frequency of the bus clock.

uint32_t baudRate_Bps
    Baud rate in Bps.

flexio_spi_clock_phase_t phase
    Clock phase.

flexio_spi_data_bitcount_mode_t dataMode
    8bit or 16bit mode.
```

```
struct _flexio_spi_slave_config
    #include <fsl_flexio_spi.h> Define FlexIO SPI slave configuration structure.
```

### Public Members

```
bool enableSlave
    Enable/disable FlexIO SPI slave after configuration.

bool enableInDoze
    Enable/disable FlexIO operation in doze mode.

bool enableInDebug
    Enable/disable FlexIO operation in debug mode.

bool enableFastAccess
    Enable/disable fast access to FlexIO registers, fast access requires the FlexIO clock to
    be at least twice the frequency of the bus clock.

flexio_spi_clock_phase_t phase
    Clock phase.

flexio_spi_data_bitcount_mode_t dataMode
    8bit or 16bit mode.
```

```
struct _flexio_spi_transfer
    #include <fsl_flexio_spi.h> Define FlexIO SPI transfer structure.
```

### Public Members

```
const uint8_t *txData
    Send buffer.
```

```

uint8_t *rxData
    Receive buffer.

size_t dataSize
    Transfer bytes.

uint8_t flags
    FlexIO SPI control flag, MSB first or LSB first.

struct _flexio_spi_master_handle
    #include <fsl_flexio_spi.h> Define FlexIO SPI handle structure.

```

### Public Members

```

const uint8_t *txData
    Transfer buffer.

uint8_t *rxData
    Receive buffer.

size_t transferSize
    Total bytes to be transferred.

volatile size_t txRemainingBytes
    Send data remaining in bytes.

volatile size_t rxRemainingBytes
    Receive data remaining in bytes.

volatile uint32_t state
    FlexIO SPI internal state.

uint8_t bytePerFrame
    SPI mode, 2bytes or 1byte in a frame

flexio_spi_shift_direction_t direction
    Shift direction.

flexio_spi_master_transfer_callback_t callback
    FlexIO SPI callback.

void *userData
    Callback parameter.

bool isCsContinuous
    Is current transfer using CS continuous mode.

uint32_t timer1Cfg
    TIMER1 TIMCFG regiser value backup.

```

## 2.26 FlexIO UART Driver

```

status_t FLEXIO_UART_Init(FLEXIO_UART_Type *base, const flexio_uart_config_t *userConfig,
    uint32_t srcClock_Hz)

```

Ungates the FlexIO clock, resets the FlexIO module, configures FlexIO UART hardware, and configures the FlexIO UART with FlexIO UART configuration. The configuration structure can be filled by the user or be set with default values by FLEXIO\_UART\_GetDefaultConfig().

Example

```
FLEXIO_UART_Type base = {
.flexioBase = FLEXIO,
.TxPinIndex = 0,
.RxPinIndex = 1,
.shifterIndex = {0,1},
.timerIndex = {0,1}
};
flexio_uart_config_t config = {
.enableInDoze = false,
.enableInDebug = true,
.enableFastAccess = false,
.baudRate_Bps = 115200U,
.bitCountPerChar = 8
};
FLEXIO_UART_Init(base, &config, srcClock_Hz);
```

### Parameters

- base – Pointer to the FLEXIO\_UART\_Type structure.
- userConfig – Pointer to the flexio\_uart\_config\_t structure.
- srcClock\_Hz – FlexIO source clock in Hz.

### Return values

- kStatus\_Success – Configuration success.
- kStatus\_FLEXIO\_UART\_BaudrateNotSupport – Baudrate is not supported for current clock source frequency.

void FLEXIO\_UART\_Deinit(*FLEXIO\_UART\_Type* \*base)

Resets the FlexIO UART shifter and timer config.

---

**Note:** After calling this API, call the FLEXIO\_UART\_Init to use the FlexIO UART module.

---

### Parameters

- base – Pointer to FLEXIO\_UART\_Type structure

void FLEXIO\_UART\_GetDefaultConfig(*flexio\_uart\_config\_t* \*userConfig)

Gets the default configuration to configure the FlexIO UART. The configuration can be used directly for calling the FLEXIO\_UART\_Init(). Example:

```
flexio_uart_config_t config;
FLEXIO_UART_GetDefaultConfig(&userConfig);
```

### Parameters

- userConfig – Pointer to the flexio\_uart\_config\_t structure.

uint32\_t FLEXIO\_UART\_GetStatusFlags(*FLEXIO\_UART\_Type* \*base)

Gets the FlexIO UART status flags.

### Parameters

- base – Pointer to the FLEXIO\_UART\_Type structure.

### Returns

FlexIO UART status flags.

```
void FLEXIO_UART_ClearStatusFlags(FLEXIO_UART_Type *base, uint32_t mask)
```

Gets the FlexIO UART status flags.

#### Parameters

- base – Pointer to the *FLEXIO\_UART\_Type* structure.
- mask – Status flag. The parameter can be any combination of the following values:
  - kFLEXIO\_UART\_TxDataRegEmptyFlag
  - kFLEXIO\_UART\_RxEmptyFlag
  - kFLEXIO\_UART\_RxOverRunFlag

```
void FLEXIO_UART_EnableInterrupts(FLEXIO_UART_Type *base, uint32_t mask)
```

Enables the FlexIO UART interrupt.

This function enables the FlexIO UART interrupt.

#### Parameters

- base – Pointer to the *FLEXIO\_UART\_Type* structure.
- mask – Interrupt source.

```
void FLEXIO_UART_DisableInterrupts(FLEXIO_UART_Type *base, uint32_t mask)
```

Disables the FlexIO UART interrupt.

This function disables the FlexIO UART interrupt.

#### Parameters

- base – Pointer to the *FLEXIO\_UART\_Type* structure.
- mask – Interrupt source.

```
static inline uint32_t FLEXIO_UART_GetTxDataRegisterAddress(FLEXIO_UART_Type *base)
```

Gets the FlexIO UART transmit data register address.

This function returns the UART data register address, which is mainly used by DMA/eDMA.

#### Parameters

- base – Pointer to the *FLEXIO\_UART\_Type* structure.

#### Returns

FlexIO UART transmit data register address.

```
static inline uint32_t FLEXIO_UART_GetRxDataRegisterAddress(FLEXIO_UART_Type *base)
```

Gets the FlexIO UART receive data register address.

This function returns the UART data register address, which is mainly used by DMA/eDMA.

#### Parameters

- base – Pointer to the *FLEXIO\_UART\_Type* structure.

#### Returns

FlexIO UART receive data register address.

```
static inline void FLEXIO_UART_EnableTxDMA(FLEXIO_UART_Type *base, bool enable)
```

Enables/disables the FlexIO UART transmit DMA. This function enables/disables the FlexIO UART Tx DMA, which means asserting the kFLEXIO\_UART\_TxDataRegEmptyFlag does/doesn't trigger the DMA request.

#### Parameters

- base – Pointer to the *FLEXIO\_UART\_Type* structure.
- enable – True to enable, false to disable.

static inline void FLEXIO\_UART\_EnableRxDMA(*FLEXIO\_UART\_Type* \*base, bool enable)

Enables/disables the FlexIO UART receive DMA. This function enables/disables the FlexIO UART Rx DMA, which means asserting kFLEXIO\_UART\_RxDataRegFullFlag does/doesn't trigger the DMA request.

**Parameters**

- base – Pointer to the FLEXIO\_UART\_Type structure.
- enable – True to enable, false to disable.

static inline void FLEXIO\_UART\_Enable(*FLEXIO\_UART\_Type* \*base, bool enable)

Enables/disables the FlexIO UART module operation.

**Parameters**

- base – Pointer to the FLEXIO\_UART\_Type.
- enable – True to enable, false does not have any effect.

static inline void FLEXIO\_UART\_WriteByte(*FLEXIO\_UART\_Type* \*base, const uint8\_t \*buffer)

Writes one byte of data.

---

**Note:** This is a non-blocking API, which returns directly after the data is put into the data register. Ensure that the TxEmptyFlag is asserted before calling this API.

---

**Parameters**

- base – Pointer to the FLEXIO\_UART\_Type structure.
- buffer – The data bytes to send.

static inline void FLEXIO\_UART\_ReadByte(*FLEXIO\_UART\_Type* \*base, uint8\_t \*buffer)

Reads one byte of data.

---

**Note:** This is a non-blocking API, which returns directly after the data is read from the data register. Ensure that the RxFullFlag is asserted before calling this API.

---

**Parameters**

- base – Pointer to the FLEXIO\_UART\_Type structure.
- buffer – The buffer to store the received bytes.

*status\_t* FLEXIO\_UART\_WriteBlocking(*FLEXIO\_UART\_Type* \*base, const uint8\_t \*txData, size\_t txSize)

Sends a buffer of data bytes.

---

**Note:** This function blocks using the polling method until all bytes have been sent.

---

**Parameters**

- base – Pointer to the FLEXIO\_UART\_Type structure.
- txData – The data bytes to send.
- txSize – The number of data bytes to send.

**Return values**

- kStatus\_FLEXIO\_UART\_Timeout – Transmission timed out and was aborted.

- `kStatus_Success` – Successfully wrote all data.

`status_t FLEXIO_UART_ReadBlocking(FLEXIO_UART_Type *base, uint8_t *rxData, size_t rxSize)`

Receives a buffer of bytes.

---

**Note:** This function blocks using the polling method until all bytes have been received.

---

### Parameters

- `base` – Pointer to the `FLEXIO_UART_Type` structure.
- `rxData` – The buffer to store the received bytes.
- `rxSize` – The number of data bytes to be received.

### Return values

- `kStatus_FLEXIO_UART_Timeout` – Transmission timed out and was aborted.
- `kStatus_Success` – Successfully received all data.

`status_t FLEXIO_UART_TransferCreateHandle(FLEXIO_UART_Type *base, flexio_uart_handle_t *handle, flexio_uart_transfer_callback_t callback, void *userData)`

Initializes the UART handle.

This function initializes the FlexIO UART handle, which can be used for other FlexIO UART transactional APIs. Call this API once to get the initialized handle.

The UART driver supports the “background” receiving, which means that users can set up a RX ring buffer optionally. Data received is stored into the ring buffer even when the user doesn’t call the `FLEXIO_UART_TransferReceiveNonBlocking()` API. If there is already data received in the ring buffer, users can get the received data from the ring buffer directly. The ring buffer is disabled if passing `NULL` as `ringBuffer`.

### Parameters

- `base` – to `FLEXIO_UART_Type` structure.
- `handle` – Pointer to the `flexio_uart_handle_t` structure to store the transfer state.
- `callback` – The callback function.
- `userData` – The parameter of the callback function.

### Return values

- `kStatus_Success` – Successfully create the handle.
- `kStatus_OutOfRange` – The FlexIO type/handle/ISR table out of range.

`void FLEXIO_UART_TransferStartRingBuffer(FLEXIO_UART_Type *base, flexio_uart_handle_t *handle, uint8_t *ringBuffer, size_t ringBufferSize)`

Sets up the RX ring buffer.

This function sets up the RX ring buffer to a specific UART handle.

When the RX ring buffer is used, data received is stored into the ring buffer even when the user doesn’t call the `UART_ReceiveNonBlocking()` API. If there is already data received in the ring buffer, users can get the received data from the ring buffer directly.

**Note:** When using the RX ring buffer, one byte is reserved for internal use. In other words, if ringBufferSize is 32, only 31 bytes are used for saving data.

---

### Parameters

- base – Pointer to the FLEXIO\_UART\_Type structure.
- handle – Pointer to the flexio\_uart\_handle\_t structure to store the transfer state.
- ringBuffer – Start address of ring buffer for background receiving. Pass NULL to disable the ring buffer.
- ringBufferSize – Size of the ring buffer.

```
void FLEXIO_UART_TransferStopRingBuffer(FLEXIO_UART_Type *base, flexio_uart_handle_t *handle)
```

Aborts the background transfer and uninstalls the ring buffer.

This function aborts the background transfer and uninstalls the ring buffer.

### Parameters

- base – Pointer to the FLEXIO\_UART\_Type structure.
- handle – Pointer to the flexio\_uart\_handle\_t structure to store the transfer state.

```
status_t FLEXIO_UART_TransferSendNonBlocking(FLEXIO_UART_Type *base,  
                                             flexio_uart_handle_t *handle,  
                                             flexio_uart_transfer_t *xfer)
```

Transmits a buffer of data using the interrupt method.

This function sends data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data to be written to the TX register. When all data is written to the TX register in ISR, the FlexIO UART driver calls the callback function and passes the kStatus\_FLEXIO\_UART\_TxIdle as status parameter.

---

**Note:** The kStatus\_FLEXIO\_UART\_TxIdle is passed to the upper layer when all data is written to the TX register. However, it does not ensure that all data is sent out.

---

### Parameters

- base – Pointer to the FLEXIO\_UART\_Type structure.
- handle – Pointer to the flexio\_uart\_handle\_t structure to store the transfer state.
- xfer – FlexIO UART transfer structure. See flexio\_uart\_transfer\_t.

### Return values

- kStatus\_Success – Successfully starts the data transmission.
- kStatus\_UART\_TxBusy – Previous transmission still not finished, data not written to the TX register.

```
void FLEXIO_UART_TransferAbortSend(FLEXIO_UART_Type *base, flexio_uart_handle_t *handle)
```

Aborts the interrupt-driven data transmit.

This function aborts the interrupt-driven data sending. Get the remainBytes to find out how many bytes are still not sent out.

**Parameters**

- `base` – Pointer to the `FLEXIO_UART_Type` structure.
- `handle` – Pointer to the `flexio_uart_handle_t` structure to store the transfer state.

`status_t` FLEXIO\_UART\_TransferGetSendCount(*FLEXIO\_UART\_Type* \*base, *flexio\_uart\_handle\_t* \*handle, *size\_t* \*count)

Gets the number of bytes sent.

This function gets the number of bytes sent driven by interrupt.

**Parameters**

- `base` – Pointer to the `FLEXIO_UART_Type` structure.
- `handle` – Pointer to the `flexio_uart_handle_t` structure to store the transfer state.
- `count` – Number of bytes sent so far by the non-blocking transaction.

**Return values**

- `kStatus_NoTransferInProgress` – transfer has finished or no transfer in progress.
- `kStatus_Success` – Successfully return the count.

`status_t` FLEXIO\_UART\_TransferReceiveNonBlocking(*FLEXIO\_UART\_Type* \*base, *flexio\_uart\_handle\_t* \*handle, *flexio\_uart\_transfer\_t* \*xfer, *size\_t* \*receivedBytes)

Receives a buffer of data using the interrupt method.

This function receives data using the interrupt method. This is a non-blocking function, which returns without waiting for all data to be received. If the RX ring buffer is used and not empty, the data in ring buffer is copied and the parameter `receivedBytes` shows how many bytes are copied from the ring buffer. After copying, if the data in ring buffer is not enough to read, the receive request is saved by the UART driver. When new data arrives, the receive request is serviced first. When all data is received, the UART driver notifies the upper layer through a callback function and passes the status parameter `kStatus_UART_RxIdle`. For example, if the upper layer needs 10 bytes but there are only 5 bytes in the ring buffer, the 5 bytes are copied to `xfer->data`. This function returns with the parameter `receivedBytes` set to 5. For the last 5 bytes, newly arrived data is saved from the `xfer->data[5]`. When 5 bytes are received, the UART driver notifies upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to `xfer->data`. When all data is received, the upper layer is notified.

**Parameters**

- `base` – Pointer to the `FLEXIO_UART_Type` structure.
- `handle` – Pointer to the `flexio_uart_handle_t` structure to store the transfer state.
- `xfer` – UART transfer structure. See `flexio_uart_transfer_t`.
- `receivedBytes` – Bytes received from the ring buffer directly.

**Return values**

- `kStatus_Success` – Successfully queue the transfer into the transmit queue.
- `kStatus_FLEXIO_UART_RxBusy` – Previous receive request is not finished.

```
void FLEXIO_UART_TransferAbortReceive(FLEXIO_UART_Type *base, flexio_uart_handle_t *handle)
```

Aborts the receive data which was using IRQ.

This function aborts the receive data which was using IRQ.

#### Parameters

- base – Pointer to the *FLEXIO\_UART\_Type* structure.
- handle – Pointer to the *flexio\_uart\_handle\_t* structure to store the transfer state.

```
status_t FLEXIO_UART_TransferGetReceiveCount(FLEXIO_UART_Type *base, flexio_uart_handle_t *handle, size_t *count)
```

Gets the number of bytes received.

This function gets the number of bytes received driven by interrupt.

#### Parameters

- base – Pointer to the *FLEXIO\_UART\_Type* structure.
- handle – Pointer to the *flexio\_uart\_handle\_t* structure to store the transfer state.
- count – Number of bytes received so far by the non-blocking transaction.

#### Return values

- *kStatus\_NoTransferInProgress* – transfer has finished or no transfer in progress.
- *kStatus\_Success* – Successfully return the count.

```
void FLEXIO_UART_TransferHandleIRQ(void *uartType, void *uartHandle)
```

FlexIO UART IRQ handler function.

This function processes the FlexIO UART transmit and receives the IRQ request.

#### Parameters

- *uartType* – Pointer to the *FLEXIO\_UART\_Type* structure.
- *uartHandle* – Pointer to the *flexio\_uart\_handle\_t* structure to store the transfer state.

```
void FLEXIO_UART_FlushShifters(FLEXIO_UART_Type *base)
```

Flush tx/rx shifters.

#### Parameters

- base – Pointer to the *FLEXIO\_UART\_Type* structure.

```
FSL_FLEXIO_UART_DRIVER_VERSION
```

FlexIO UART driver version.

Error codes for the UART driver.

*Values:*

enumerator *kStatus\_FLEXIO\_UART\_TxBusy*  
Transmitter is busy.

enumerator *kStatus\_FLEXIO\_UART\_RxBusy*  
Receiver is busy.

enumerator kStatus\_FLEXIO\_UART\_TxIdle  
UART transmitter is idle.

enumerator kStatus\_FLEXIO\_UART\_RxIdle  
UART receiver is idle.

enumerator kStatus\_FLEXIO\_UART\_ERROR  
ERROR happens on UART.

enumerator kStatus\_FLEXIO\_UART\_RxRingBufferOverrun  
UART RX software ring buffer overrun.

enumerator kStatus\_FLEXIO\_UART\_RxHardwareOverrun  
UART RX receiver overrun.

enumerator kStatus\_FLEXIO\_UART\_Timeout  
UART times out.

enumerator kStatus\_FLEXIO\_UART\_BaudrateNotSupport  
Baudrate is not supported in current clock source

enum \_flexio\_uart\_bit\_count\_per\_char  
FlexIO UART bit count per char.  
*Values:*

enumerator kFLEXIO\_UART\_7BitsPerChar  
7-bit data characters

enumerator kFLEXIO\_UART\_8BitsPerChar  
8-bit data characters

enumerator kFLEXIO\_UART\_9BitsPerChar  
9-bit data characters

enum \_flexio\_uart\_interrupt\_enable  
Define FlexIO UART interrupt mask.  
*Values:*

enumerator kFLEXIO\_UART\_TxDataRegEmptyInterruptEnable  
Transmit buffer empty interrupt enable.

enumerator kFLEXIO\_UART\_RxDataRegFullInterruptEnable  
Receive buffer full interrupt enable.

enum \_flexio\_uart\_status\_flags  
Define FlexIO UART status mask.  
*Values:*

enumerator kFLEXIO\_UART\_TxDataRegEmptyFlag  
Transmit buffer empty flag.

enumerator kFLEXIO\_UART\_RxDataRegFullFlag  
Receive buffer full flag.

enumerator kFLEXIO\_UART\_RxOverRunFlag  
Receive buffer over run flag.

typedef enum \_flexio\_uart\_bit\_count\_per\_char flexio\_uart\_bit\_count\_per\_char\_t  
FlexIO UART bit count per char.

```
typedef struct _flexio_uart_type FLEXIO_UART_Type
    Define FlexIO UART access structure typedef.
typedef struct _flexio_uart_config flexio_uart_config_t
    Define FlexIO UART user configuration structure.
typedef struct _flexio_uart_transfer flexio_uart_transfer_t
    Define FlexIO UART transfer structure.
typedef struct _flexio_uart_handle flexio_uart_handle_t
typedef void (*flexio_uart_transfer_callback_t)(FLEXIO_UART_Type *base, flexio_uart_handle_t
*handle, status_t status, void *userData)
    FlexIO UART transfer callback function.
UART_RETRY_TIMES
    Retry times for waiting flag.
struct _flexio_uart_type
    #include <fsl_flexio_uart.h> Define FlexIO UART access structure typedef.
```

### Public Members

```
FLEXIO_Type *flexioBase
    FlexIO base pointer.
uint8_t TxPinIndex
    Pin select for UART_Tx.
uint8_t RxPinIndex
    Pin select for UART_Rx.
uint8_t shifterIndex[2]
    Shifter index used in FlexIO UART.
uint8_t timerIndex[2]
    Timer index used in FlexIO UART.
struct _flexio_uart_config
    #include <fsl_flexio_uart.h> Define FlexIO UART user configuration structure.
```

### Public Members

```
bool enableUart
    Enable/disable FlexIO UART TX & RX.
bool enableInDoze
    Enable/disable FlexIO operation in doze mode
bool enableInDebug
    Enable/disable FlexIO operation in debug mode
bool enableFastAccess
    Enable/disable fast access to FlexIO registers, fast access requires the FlexIO clock to
    be at least twice the frequency of the bus clock.
uint32_t baudRate_Bps
    Baud rate in Bps.
```

*flexio\_uart\_bit\_count\_per\_char\_t* bitCountPerChar  
number of bits, 7/8/9 -bit

struct *\_flexio\_uart\_transfer*  
*#include <fsl\_flexio\_uart.h>* Define FlexIO UART transfer structure.

### Public Members

size\_t *dataSize*  
Transfer size

struct *\_flexio\_uart\_handle*  
*#include <fsl\_flexio\_uart.h>* Define FLEXIO UART handle structure.

### Public Members

const uint8\_t \*volatile *txData*  
Address of remaining data to send.

volatile size\_t *txDataSize*  
Size of the remaining data to send.

uint8\_t \*volatile *rxData*  
Address of remaining data to receive.

volatile size\_t *rxDataSize*  
Size of the remaining data to receive.

size\_t *txDataSizeAll*  
Total bytes to be sent.

size\_t *rxDataSizeAll*  
Total bytes to be received.

uint8\_t \**rxRingBuffer*  
Start address of the receiver ring buffer.

size\_t *rxRingBufferSize*  
Size of the ring buffer.

volatile uint16\_t *rxRingBufferHead*  
Index for the driver to store received data into ring buffer.

volatile uint16\_t *rxRingBufferTail*  
Index for the user to get data from the ring buffer.

*flexio\_uart\_transfer\_callback\_t* *callback*  
Callback function.

void \**userData*  
UART callback function parameter.

volatile uint8\_t *txState*  
TX transfer state.

volatile uint8\_t *rxState*  
RX transfer state

union *\_\_unnamed82\_\_*

### Public Members

uint8\_t \*data

The buffer of data to be transfer.

uint8\_t \*rxData

The buffer to receive data.

const uint8\_t \*txData

The buffer of data to be sent.

## 2.27 INTM: Interrupt Monitor Driver

FSL\_INTM\_DRIVER\_VERSION

INTM driver version.

enum \_intm\_monitor

Interrupt monitors.

*Values:*

enumerator kINTM\_Monitor1

enumerator kINTM\_Monitor2

enumerator kINTM\_Monitor3

enumerator kINTM\_Monitor4

typedef enum \_intm\_monitor intm\_monitor\_t

Interrupt monitors.

typedef struct \_intm\_monitor\_config intm\_monitor\_config\_t

INTM interrupt source configuration structure.

typedef struct \_intm\_config intm\_config\_t

INTM configuration structure.

void INTM\_GetDefaultConfig(intm\_config\_t \*config)

Fill in the INTM config struct with the default settings.

The default values are:

```
config[0].irqnumber = NotAvail_IRQn;
config[0].maxtimer = 1000U;
config[1].irqnumber = NotAvail_IRQn;
config[1].maxtimer = 1000U;
config[2].irqnumber = NotAvail_IRQn;
config[2].maxtimer = 1000U;
config[3].irqnumber = NotAvail_IRQn;
config[3].maxtimer = 1000U;
config->enable = false;
```

### Parameters

- config – Pointer to user's INTM config structure.

```
void INTM_Init(INTM_Type *base, const intm_config_t *config)
```

Ungates the INTM clock and configures the peripheral for basic operation.

---

**Note:** This API should be called at the beginning of the application using the INTM driver.

---

#### Parameters

- base – INTM peripheral base address
- config – Pointer to user's INTM config structure.

```
void INTM_Deinit(INTM_Type *base)
```

Disables the INTM module.

#### Parameters

- base – INTM peripheral base address

```
static inline void INTM_EnableCycleCount(INTM_Type *base, bool enable)
```

Enable the cycle count timer mode.

Monitor mode enables the cycle count timer on a monitored interrupt request for comparison to the latency register.

#### Parameters

- base – INTM peripheral base address.
- enable – Enable the cycle count or not.

```
static inline void INTM_AckIrq(INTM_Type *base, IRQn_Type irq)
```

Interrupt Acknowledge.

Call this function in ISR to acknowledge interrupt.

#### Parameters

- base – INTM peripheral base address.
- irq – Handle interrupt number.

```
static inline void INTM_SetInterruptRequestNumber(INTM_Type *base, intm_monitor_t intms,
                                                IRQn_Type irq)
```

Interrupt Request Select.

This function is used to set the interrupt request number to monitor or check.

#### Parameters

- base – INTM peripheral base address.
- intms – Programmable interrupt monitors.
- irq – Interrupt request number to monitor.

#### Returns

Select the interrupt request number to monitor.

```
static inline void INTM_SetMaxTime(INTM_Type *base, intm_monitor_t intms, uint32_t count)
```

Set the maximum count time.

This function is to set the maximum time from interrupt generation to confirmation.

#### Parameters

- base – INTM peripheral base address.
- intms – Programmable interrupt monitors.

- `count` – Timer maximum count.

```
static inline void INTM_ClearTimeCount(INTM_Type *base, intm_monitor_t intms)
```

Clear the timer period in units of count.

This function is used to clear the INTM\_TIMERa register.

#### Parameters

- `base` – INTM peripheral base address.
- `intms` – Programmable interrupt monitors.

```
static inline uint32_t INTM_GetTimeCount(INTM_Type *base, intm_monitor_t intms)
```

Gets the timer period in units of count.

This function is used to get the number of INTM clock cycles from interrupt request to confirmation interrupt processing. If this number exceeds the set maximum time, will be an error signal.

#### Parameters

- `base` – INTM peripheral base address.
- `intms` – Programmable interrupt monitors.

```
static inline bool INTM_GetStatusFlags(INTM_Type *base, intm_monitor_t intms)
```

Interrupt monitor status.

This function indicates whether the INTM\_TIMERa value has exceeded the INTM\_LATENCYa value. If any interrupt source in INTM\_TIMERa exceeds the programmed delay value, the monitor state can be cleared by calling the INTM\_ClearTimeCount() API to clear the corresponding INTM\_TIMERa register.

#### Parameters

- `base` – INTM peripheral base address.
- `intms` – Programmable interrupt monitors.

#### Returns

Whether INTM\_TIMER value has exceeded INTM\_LATENCY value.  
false:INTM\_TIMER value has not exceeded the INTM\_LATENCY value;  
true:INTM\_TIMER value has exceeded the INTM\_LATENCY value.

```
struct _intm_monitor_config
```

*#include <fsl\_intm.h>* INTM interrupt source configuration structure.

#### Public Members

```
uint32_t maxtimer
```

Set the maximum timer

```
IRQn_Type irqnumber
```

Select the interrupt request number to monitor.

```
struct _intm_config
```

*#include <fsl\_intm.h>* INTM configuration structure.

#### Public Members

```
bool enable
```

Interrupt source monitor config. enables the cycle count timer on a monitored interrupt request for comparison to the latency register.

## 2.28 Common Driver

FSL\_COMMON\_DRIVER\_VERSION

common driver version.

DEBUG\_CONSOLE\_DEVICE\_TYPE\_NONE

No debug console.

DEBUG\_CONSOLE\_DEVICE\_TYPE\_UART

Debug console based on UART.

DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPUART

Debug console based on LPUART.

DEBUG\_CONSOLE\_DEVICE\_TYPE\_LPSCI

Debug console based on LPSCI.

DEBUG\_CONSOLE\_DEVICE\_TYPE\_USBCDC

Debug console based on USBCDC.

DEBUG\_CONSOLE\_DEVICE\_TYPE\_FLEXCOMM

Debug console based on FLEXCOMM.

DEBUG\_CONSOLE\_DEVICE\_TYPE\_IUART

Debug console based on i.MX UART.

DEBUG\_CONSOLE\_DEVICE\_TYPE\_VUSART

Debug console based on LPC\_VUSART.

DEBUG\_CONSOLE\_DEVICE\_TYPE\_MINI\_USART

Debug console based on LPC\_USART.

DEBUG\_CONSOLE\_DEVICE\_TYPE\_SWO

Debug console based on SWO.

DEBUG\_CONSOLE\_DEVICE\_TYPE\_QSCI

Debug console based on QSCI.

MIN(*a*, *b*)

Computes the minimum of *a* and *b*.

MAX(*a*, *b*)

Computes the maximum of *a* and *b*.

UINT16\_MAX

Max value of uint16\_t type.

UINT32\_MAX

Max value of uint32\_t type.

SDK\_ATOMIC\_LOCAL\_ADD(*addr*, *val*)

Add value *val* from the variable at address *address*.

SDK\_ATOMIC\_LOCAL\_SUB(*addr*, *val*)

Subtract value *val* to the variable at address *address*.

SDK\_ATOMIC\_LOCAL\_SET(*addr*, *bits*)

Set the bits specified by *bits* to the variable at address *address*.

SDK\_ATOMIC\_LOCAL\_CLEAR(*addr*, *bits*)

Clear the bits specified by *bits* to the variable at address *address*.

SDK\_ATOMIC\_LOCAL\_TOGGLE(addr, bits)

Toggle the bits specified by *bits* to the variable at address *address*.

SDK\_ATOMIC\_LOCAL\_CLEAR\_AND\_SET(addr, clearBits, setBits)

For the variable at address *address*, clear the bits specified by *clearBits* and set the bits specified by *setBits*.

SDK\_ATOMIC\_LOCAL\_COMPARE\_AND\_SET(addr, expected, newValue)

For the variable at address *address*, check whether the value equal to *expected*. If value same as *expected* then update *newValue* to address and return **true** , else return **false** .

SDK\_ATOMIC\_LOCAL\_TEST\_AND\_SET(addr, newValue)

For the variable at address *address*, set as *newValue* value and return old value.

USEC\_TO\_COUNT(us, clockFreqInHz)

Macro to convert a microsecond period to raw count value

COUNT\_TO\_USEC(count, clockFreqInHz)

Macro to convert a raw count value to microsecond

MSEC\_TO\_COUNT(ms, clockFreqInHz)

Macro to convert a millisecond period to raw count value

COUNT\_TO\_MSEC(count, clockFreqInHz)

Macro to convert a raw count value to millisecond

SDK\_ISR\_EXIT\_BARRIER

SDK\_L1DCACHE\_ALIGN(var)

Macro to define a variable with L1 d-cache line size alignment

SDK\_SIZEALIGN(var, alignbytes)

Macro to define a variable with L2 cache line size alignment

Macro to change a value to a given size aligned value

CACHE\_LINE\_DATA

enum \_status\_groups

Status group numbers.

*Values:*

enumerator kStatusGroup\_Generic

Group number for generic status codes.

enumerator kStatusGroup\_FLASH

Group number for FLASH status codes.

enumerator kStatusGroup\_LPSPi

Group number for LPSPi status codes.

enumerator kStatusGroup\_FLEXIO\_SPI

Group number for FLEXIO SPI status codes.

enumerator kStatusGroup\_DSPI

Group number for DSPI status codes.

enumerator kStatusGroup\_FLEXIO\_UART

Group number for FLEXIO UART status codes.

enumerator kStatusGroup\_FLEXIO\_I2C

Group number for FLEXIO I2C status codes.

enumerator kStatusGroup\_LPI2C  
Group number for LPI2C status codes.

enumerator kStatusGroup\_UART  
Group number for UART status codes.

enumerator kStatusGroup\_I2C  
Group number for UART status codes.

enumerator kStatusGroup\_LPSCI  
Group number for LPSCI status codes.

enumerator kStatusGroup\_LPUART  
Group number for LPUART status codes.

enumerator kStatusGroup\_SPI  
Group number for SPI status code.

enumerator kStatusGroup\_XRDC  
Group number for XRDC status code.

enumerator kStatusGroup\_SEMA42  
Group number for SEMA42 status code.

enumerator kStatusGroup\_SDHC  
Group number for SDHC status code

enumerator kStatusGroup\_SDMMC  
Group number for SDMMC status code

enumerator kStatusGroup\_SAI  
Group number for SAI status code

enumerator kStatusGroup\_MCG  
Group number for MCG status codes.

enumerator kStatusGroup\_SCG  
Group number for SCG status codes.

enumerator kStatusGroup\_SDSPI  
Group number for SDSPI status codes.

enumerator kStatusGroup\_FLEXIO\_I2S  
Group number for FLEXIO I2S status codes

enumerator kStatusGroup\_FLEXIO\_MCULCD  
Group number for FLEXIO LCD status codes

enumerator kStatusGroup\_FLASHIAP  
Group number for FLASHIAP status codes

enumerator kStatusGroup\_FLEXCOMM\_I2C  
Group number for FLEXCOMM I2C status codes

enumerator kStatusGroup\_I2S  
Group number for I2S status codes

enumerator kStatusGroup\_IUART  
Group number for IUART status codes

enumerator kStatusGroup\_CSI  
Group number for CSI status codes

enumerator kStatusGroup\_MIPIDSI  
Group number for MIPI DSI status codes

enumerator kStatusGroup\_SDRAMC  
Group number for SDRAMC status codes.

enumerator kStatusGroup\_POWER  
Group number for POWER status codes.

enumerator kStatusGroup\_ENET  
Group number for ENET status codes.

enumerator kStatusGroup\_PHY  
Group number for PHY status codes.

enumerator kStatusGroup\_TRGMUX  
Group number for TRGMUX status codes.

enumerator kStatusGroup\_SMARTCARD  
Group number for SMARTCARD status codes.

enumerator kStatusGroup\_LMEM  
Group number for LMEM status codes.

enumerator kStatusGroup\_QSPI  
Group number for QSPI status codes.

enumerator kStatusGroup\_DMA  
Group number for DMA status codes.

enumerator kStatusGroup\_EDMA  
Group number for EDMA status codes.

enumerator kStatusGroup\_DMAMGR  
Group number for DMAMGR status codes.

enumerator kStatusGroup\_FLEXCAN  
Group number for FlexCAN status codes.

enumerator kStatusGroup\_LTC  
Group number for LTC status codes.

enumerator kStatusGroup\_FLEXIO\_CAMERA  
Group number for FLEXIO CAMERA status codes.

enumerator kStatusGroup\_LPC\_SPI  
Group number for LPC\_SPI status codes.

enumerator kStatusGroup\_LPC\_USART  
Group number for LPC\_USART status codes.

enumerator kStatusGroup\_DMIC  
Group number for DMIC status codes.

enumerator kStatusGroup\_SDIF  
Group number for SDIF status codes.

enumerator kStatusGroup\_SPIFI  
Group number for SPIFI status codes.

enumerator kStatusGroup\_OTP  
Group number for OTP status codes.

enumerator kStatusGroup\_MCAN  
Group number for MCAN status codes.

enumerator kStatusGroup\_CAAM  
Group number for CAAM status codes.

enumerator kStatusGroup\_ECSPi  
Group number for ECSPi status codes.

enumerator kStatusGroup\_USDHC  
Group number for USDHC status codes.

enumerator kStatusGroup\_LPC\_I2C  
Group number for LPC\_I2C status codes.

enumerator kStatusGroup\_DCP  
Group number for DCP status codes.

enumerator kStatusGroup\_MSCAN  
Group number for MSCAN status codes.

enumerator kStatusGroup\_ESAI  
Group number for ESAI status codes.

enumerator kStatusGroup\_FLEXSPi  
Group number for FLEXSPi status codes.

enumerator kStatusGroup\_MMDC  
Group number for MMDC status codes.

enumerator kStatusGroup\_PDM  
Group number for MIC status codes.

enumerator kStatusGroup\_SDMA  
Group number for SDMA status codes.

enumerator kStatusGroup\_ICs  
Group number for ICS status codes.

enumerator kStatusGroup\_SPDIF  
Group number for SPDIF status codes.

enumerator kStatusGroup\_LPC\_MINISPI  
Group number for LPC\_MINISPI status codes.

enumerator kStatusGroup\_HASHCRYPT  
Group number for Hashcrypt status codes

enumerator kStatusGroup\_LPC\_SPI\_SSP  
Group number for LPC\_SPI\_SSP status codes.

enumerator kStatusGroup\_I3C  
Group number for I3C status codes

enumerator kStatusGroup\_LPC\_I2C\_1  
Group number for LPC\_I2C\_1 status codes.

enumerator kStatusGroup\_NOTIFIER  
Group number for NOTIFIER status codes.

enumerator kStatusGroup\_DebugConsole  
Group number for debug console status codes.

- enumerator `kStatusGroup_SEMC`  
Group number for SEMC status codes.
- enumerator `kStatusGroup_ApplicationRangeStart`  
Starting number for application groups.
- enumerator `kStatusGroup_IAP`  
Group number for IAP status codes
- enumerator `kStatusGroup_SFA`  
Group number for SFA status codes
- enumerator `kStatusGroup_SPC`  
Group number for SPC status codes.
- enumerator `kStatusGroup_PUF`  
Group number for PUF status codes.
- enumerator `kStatusGroup_TOUCH_PANEL`  
Group number for touch panel status codes
- enumerator `kStatusGroup_VBAT`  
Group number for VBAT status codes
- enumerator `kStatusGroup_XSPI`  
Group number for XSPI status codes
- enumerator `kStatusGroup_PNGDEC`  
Group number for PNGDEC status codes
- enumerator `kStatusGroup_JPEGDEC`  
Group number for JPEGDEC status codes
- enumerator `kStatusGroup_HAL_GPIO`  
Group number for HAL GPIO status codes.
- enumerator `kStatusGroup_HAL_UART`  
Group number for HAL UART status codes.
- enumerator `kStatusGroup_HAL_TIMER`  
Group number for HAL TIMER status codes.
- enumerator `kStatusGroup_HAL_SPI`  
Group number for HAL SPI status codes.
- enumerator `kStatusGroup_HAL_I2C`  
Group number for HAL I2C status codes.
- enumerator `kStatusGroup_HAL_FLASH`  
Group number for HAL FLASH status codes.
- enumerator `kStatusGroup_HAL_PWM`  
Group number for HAL PWM status codes.
- enumerator `kStatusGroup_HAL_RNG`  
Group number for HAL RNG status codes.
- enumerator `kStatusGroup_HAL_I2S`  
Group number for HAL I2S status codes.
- enumerator `kStatusGroup_HAL_ADC_SENSOR`  
Group number for HAL ADC SENSOR status codes.

- enumerator `kStatusGroup_TIMERMANAGER`  
Group number for TiMER MANAGER status codes.
- enumerator `kStatusGroup_SERIALMANAGER`  
Group number for SERIAL MANAGER status codes.
- enumerator `kStatusGroup_LED`  
Group number for LED status codes.
- enumerator `kStatusGroup_BUTTON`  
Group number for BUTTON status codes.
- enumerator `kStatusGroup_EXTERN_EEPROM`  
Group number for EXTERN EEPROM status codes.
- enumerator `kStatusGroup_SHELL`  
Group number for SHELL status codes.
- enumerator `kStatusGroup_MEM_MANAGER`  
Group number for MEM MANAGER status codes.
- enumerator `kStatusGroup_LIST`  
Group number for List status codes.
- enumerator `kStatusGroup_OSA`  
Group number for OSA status codes.
- enumerator `kStatusGroup_COMMON_TASK`  
Group number for Common task status codes.
- enumerator `kStatusGroup_MSG`  
Group number for messaging status codes.
- enumerator `kStatusGroup_SDK_OCOTP`  
Group number for OCOTP status codes.
- enumerator `kStatusGroup_SDK_FLEXSPINOR`  
Group number for FLEXSPINOR status codes.
- enumerator `kStatusGroup_CODEC`  
Group number for codec status codes.
- enumerator `kStatusGroup_ASRC`  
Group number for codec status ASRC.
- enumerator `kStatusGroup_OTFAD`  
Group number for codec status codes.
- enumerator `kStatusGroup_SDIOSLV`  
Group number for SDIOSLV status codes.
- enumerator `kStatusGroup_MECC`  
Group number for MECC status codes.
- enumerator `kStatusGroup_ENET_QOS`  
Group number for ENET\_QOS status codes.
- enumerator `kStatusGroup_LOG`  
Group number for LOG status codes.
- enumerator `kStatusGroup_I3CBUS`  
Group number for I3CBUS status codes.

- enumerator kStatusGroup\_QSCI  
Group number for QSCI status codes.
- enumerator kStatusGroup\_ELEMU  
Group number for ELEMU status codes.
- enumerator kStatusGroup\_QUEUEDSPI  
Group number for QSPI status codes.
- enumerator kStatusGroup\_POWER\_MANAGER  
Group number for POWER\_MANAGER status codes.
- enumerator kStatusGroup\_IPED  
Group number for IPED status codes.
- enumerator kStatusGroup\_ELS\_PKC  
Group number for ELS PKC status codes.
- enumerator kStatusGroup\_CSS\_PKC  
Group number for CSS PKC status codes.
- enumerator kStatusGroup\_HOSTIF  
Group number for HOSTIF status codes.
- enumerator kStatusGroup\_CLIF  
Group number for CLIF status codes.
- enumerator kStatusGroup\_BMA  
Group number for BMA status codes.
- enumerator kStatusGroup\_NETC  
Group number for NETC status codes.
- enumerator kStatusGroup\_ELE  
Group number for ELE status codes.
- enumerator kStatusGroup\_GLIKEY  
Group number for GLIKEY status codes.
- enumerator kStatusGroup\_AON\_POWER  
Group number for AON\_POWER status codes.
- enumerator kStatusGroup\_AON\_COMMON  
Group number for AON\_COMMON status codes.
- enumerator kStatusGroup\_ENDAT3  
Group number for ENDAT3 status codes.
- enumerator kStatusGroup\_HIPERFACE  
Group number for HIPERFACE status codes.
- enumerator kStatusGroup\_NPX  
Group number for NPX status codes.
- enumerator kStatusGroup\_ELA\_CSEC  
Group number for ELA\_CSEC status codes.
- enumerator kStatusGroup\_FLEXIO\_T\_FORMAT  
Group number for T-format status codes.
- enumerator kStatusGroup\_FLEXIO\_A\_FORMAT  
Group number for A-format status codes.

Generic status return codes.

*Values:*

enumerator kStatus\_Success

Generic status for Success.

enumerator kStatus\_Fail

Generic status for Fail.

enumerator kStatus\_ReadOnly

Generic status for read only failure.

enumerator kStatus\_OutOfRange

Generic status for out of range access.

enumerator kStatus\_InvalidArgument

Generic status for invalid argument check.

enumerator kStatus\_Timeout

Generic status for timeout.

enumerator kStatus\_NoTransferInProgress

Generic status for no transfer in progress.

enumerator kStatus\_Busy

Generic status for module is busy.

enumerator kStatus\_NoData

Generic status for no data is found for the operation.

typedef int32\_t status\_t

Type used for all status and error return values.

void \*SDK\_Malloc(size\_t size, size\_t alignbytes)

Allocate memory with given alignment and aligned size.

This is provided to support the dynamically allocated memory used in cache-able region.

#### Parameters

- size – The length required to malloc.
- alignbytes – The alignment size.

#### Return values

The – allocated memory.

void SDK\_Free(void \*ptr)

Free memory.

#### Parameters

- ptr – The memory to be release.

void SDK\_DelayAtLeastUs(uint32\_t delayTime\_us, uint32\_t coreClock\_Hz)

Delay at least for some time. Please note that, this API uses while loop for delay, different run-time environments make the time not precise, if precise delay count was needed, please implement a new delay function with hardware timer.

#### Parameters

- delayTime\_us – Delay time in unit of microsecond.
- coreClock\_Hz – Core clock frequency with Hz.

static inline *status\_t* EnableIRQ(IRQn\_Type interrupt)

Enable specific interrupt.

Enable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only enables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

#### Parameters

- interrupt – The IRQ number.

#### Return values

- kStatus\_Success – Interrupt enabled successfully
- kStatus\_Fail – Failed to enable the interrupt

static inline *status\_t* DisableIRQ(IRQn\_Type interrupt)

Disable specific interrupt.

Disable LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only disables the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

#### Parameters

- interrupt – The IRQ number.

#### Return values

- kStatus\_Success – Interrupt disabled successfully
- kStatus\_Fail – Failed to disable the interrupt

static inline *status\_t* EnableIRQWithPriority(IRQn\_Type interrupt, uint8\_t priNum)

Enable the IRQ, and also set the interrupt priority.

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro FSL\_FEATURE\_NUMBER\_OF\_LEVEL1\_INT\_VECTORS.

#### Parameters

- interrupt – The IRQ to Enable.
- priNum – Priority number set to interrupt controller register.

#### Return values

- kStatus\_Success – Interrupt priority set successfully
- kStatus\_Fail – Failed to set the interrupt priority.

static inline *status\_t* IRQ\_SetPriority(IRQn\_Type interrupt, uint8\_t priNum)

Set the IRQ priority.

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the

LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro `FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS`.

#### Parameters

- `interrupt` – The IRQ to set.
- `priNum` – Priority number set to interrupt controller register.

#### Return values

- `kStatus_Success` – Interrupt priority set successfully
- `kStatus_Fail` – Failed to set the interrupt priority.

```
static inline status_t IRQ_ClearPendingIRQ(IRQn_Type interrupt)
```

Clear the pending IRQ flag.

Only handle LEVEL1 interrupt. For some devices, there might be multiple interrupt levels. For example, there are NVIC and intmux. Here the interrupts connected to NVIC are the LEVEL1 interrupts, because they are routed to the core directly. The interrupts connected to intmux are the LEVEL2 interrupts, they are routed to NVIC first then routed to core.

This function only handles the LEVEL1 interrupts. The number of LEVEL1 interrupts is indicated by the feature macro `FSL_FEATURE_NUMBER_OF_LEVEL1_INT_VECTORS`.

#### Parameters

- `interrupt` – The flag which IRQ to clear.

#### Return values

- `kStatus_Success` – Interrupt priority set successfully
- `kStatus_Fail` – Failed to set the interrupt priority.

```
static inline uint32_t DisableGlobalIRQ(void)
```

Disable the global IRQ.

Disable the global interrupt and return the current primask register. User is required to provided the primask register for the `EnableGlobalIRQ()`.

#### Returns

Current primask value.

```
static inline void EnableGlobalIRQ(uint32_t primask)
```

Enable the global IRQ.

Set the primask register with the provided primask value but not just enable the primask. The idea is for the convenience of integration of RTOS. some RTOS get its own management mechanism of primask. User is required to use the `EnableGlobalIRQ()` and `DisableGlobalIRQ()` in pair.

#### Parameters

- `primask` – value of primask register to be restored. The primask value is supposed to be provided by the `DisableGlobalIRQ()`.

```
static inline bool _SDK_AtomicLocalCompareAndSet(uint32_t *addr, uint32_t expected, uint32_t
newValue)
```

```
static inline uint32_t _SDK_AtomicTestAndSet(uint32_t *addr, uint32_t newValue)
```

```
FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ
```

Macro to use the default weak IRQ handler in drivers.

MAKE\_STATUS(group, code)

Construct a status code value from a group and code number.

MAKE\_VERSION(major, minor, bugfix)

Construct the version number for drivers.

The driver version is a 32-bit number, for both 32-bit platforms(such as Cortex M) and 16-bit platforms(such as DSC).

Unused	Major Version	Minor Version	Bug Fix
31 25 24	17 16	9 8	0

ARRAY\_SIZE(x)

Computes the number of elements in an array.

UINT64\_H(X)

Macro to get upper 32 bits of a 64-bit value

UINT64\_L(X)

Macro to get lower 32 bits of a 64-bit value

SUPPRESS\_FALL\_THROUGH\_WARNING()

For switch case code block, if case section ends without “break;” statement, there will be fallthrough warning with compiler flag -Wextra or -Wimplicit-fallthrough=n when using armgcc. To suppress this warning, “SUPPRESS\_FALL\_THROUGH\_WARNING();” need to be added at the end of each case section which misses “break;”statement.

MSDK\_REG\_SECURE\_ADDR(x)

Convert the register address to the one used in secure mode.

MSDK\_REG\_NONSECURE\_ADDR(x)

Convert the register address to the one used in non-secure mode.

MSDK\_INVALID\_IRQ\_HANDLER

Invalid IRQ handler address.

## 2.29 LCU: Logic Control Unit Driver

void LCU\_Init(LCU\_Type \*base)

Initializes the LCU peripheral.

This function ungates the LCU clock.

### Parameters

- base – LCU peripheral base address.

void LCU\_Deinit(LCU\_Type \*base)

Deinitializes the LCU peripheral.

This function gates the LCU clock.

### Parameters

- base – LCU peripheral base address.

void LCU\_GetForceInputDefaultConfig(*lcu\_force\_config\_t* \*config)

Gets the default configuration for LCU force input.

This function initializes the LCU force input configuration structure to a default value. The default values are as follows. code config->CombinationEnable = kLCU\_SoftwareOverride0; config->polarity = kLCU\_ForceInputPolarityNoInverted; config->filter = false; endcode

**Parameters**

- config – Pointer to the configuration structure.

```
void LCU_GetOutputDefaultConfig(lcu_output_config_t *config)
```

Gets the default configuration for LCU output.

This function initializes the LCU output configuration structure to a default value. The default values are as follows. code config->outputEnable = false; config->softwareOverrideEnable = false; config->softwareOverridevalue = kLCU\_SoftwareOverride0; config->softwareSyncSelect = kLCU\_SyncInput0; config->SyncMode = kLCU\_SoftwareImmediateSync; config->syncSelect = kLCU\_SyncInput0; config->forceClearMode = kLCU\_ClearWithDeassertion; config->outputPolarity = kLCU\_OutputPolarityNotInverted; config->forceInputSensitivity = 0U; config->riseFilter = 0U; config->fallFilter = 0U; config->lutValue = 0xFFFFU; endcode

**Parameters**

- config – Pointer to the configuration structure.

```
void LCU_ForceInit(LCU_Type *base, lcu_force_inputs_t forceInput, const lcu_force_config_t *forceInputConfig)
```

Initializes force input.

This function gates the LCU clock.

**Parameters**

- base – LCU peripheral base address.
- forceInput – LCU force input number.
- forceInputConfig – Pointer to the LCU force input configuration structure.

```
void LCU_OutputInit(LCU_Type *base, lcu_outputs_t output, const lcu_output_config_t *outputConfig)
```

Deinitializes the LCU output.

This function gates the LCU clock.

**Parameters**

- base – LCU peripheral base address.
- output – LCU output number.
- outputConfig – Pointer to the LCU configuration structure.

```
static inline void LCU_SetLutValue(LCU_Type *base, lcu_outputs_t output, uint32_t lutValue)
```

Get LC logic inputs.

This function Sete lookup table with inputs for LC outputs. When inputs and lutvalue correspond to the table, lut generates lut event and output logic 1

```
static inline uint32_t LCU_GetInputs(LCU_Type *base)
```

Get LC logic inputs.

**Parameters**

- base – LCU peripheral base address.

**Returns**

The mask of LC inputs status. Users can refer to *lcu\_bitfields\_map\_t* to confirm the meaning of mask

```
static inline uint32_t LCU_GetSoftwareOverrideInputs(LCU_Type *base)
```

Get software override inputs.

**Parameters**

- `base` – LCU peripheral base address.

**Returns**

The mask of software override inputs status. Users can refer to `lcu_bitfields_map_t` to confirm the meaning of mask

```
static inline uint32_t LCU_GetOutputs(LCU_Type *base)
```

Get LC logic outputs.

**Parameters**

- `base` – LCU peripheral base address.

**Returns**

The mask of LC outputs status. Users can refer to `lcu_bitfields_map_t` to confirm the meaning of mask

```
static inline uint32_t LCU_GetForceSensitivity(LCU_Type *base)
```

Get force sensitivity values.

**Parameters**

- `base` – LCU peripheral base address.

**Returns**

The mask of forced outputs status. Users can refer to `lcu_bitfields_map_t` to confirm the meaning of mask

```
static inline void LCU_EnableDebugMode(LCU_Type *base, uint32_t outputsMask, bool enable)
```

Enable lcu debug mode.

This function support LCU outputs can continue operation when the chip is in Debug mode.

**Parameters**

- `base` – LCU peripheral base address.
- `outputsMask` – Mask of debug mode for outputs associated with `lcu_bitfields_map_t`.
- `enable` – Switcher of LCU debug mode feature. “true” means to enable, “false” means not.

```
static inline void LCU_EnableSoftwareOverride(LCU_Type *base, uint32_t inputsMask, bool enable)
```

Enable software override of LC inputs.

**Parameters**

- `base` – LCU peripheral base address.
- `inputsMask` – Mask of inputs which enabl software override associated with `lcu_bitfields_map_t`.
- `enable` – Switcher of LCU software override feature. “true” means to enable, “false” means not.

```
static inline void LCU_SetSoftwareOverrideValue(LCU_Type *base, uint32_t inputMask, lcu_software_override_t value)
```

Set software override value of LC inputs.

This function Specifies the software override value for each LC input.

**Parameters**

- `base` – LCU peripheral base address.
- `inputMask` – Mask of inputs which set software override value associated with `lcu_bitfields_map_t`.

- value – software override value.

static inline void LCU\_EnableOutput(LCU\_Type \*base, uint32\_t outputsMask, bool enable)  
Enable LC outputs.

#### Parameters

- base – LCU peripheral base address.
- outputsMask – Mask of outputs which enabled output associated with `lcu_bitfields_map_t`.
- enable – Switcher of LCU outputs feature. “true” means to enable, “false” means not.

static inline void LCU\_SetOutputPolarity(LCU\_Type \*base, *lcu\_outputs\_t* output,  
*lcu\_output\_polarity\_t* polarity)

Set the polarity of the outputs.

This function specifies the polarity of the outputs.

#### Parameters

- base – LCU peripheral base address.
- output – LCU output number.
- polarity – The output polarity.

static inline void LCU\_SetLutDma(LCU\_Type \*base, uint32\_t lutMask, bool enable)

Set the LUT DMA requests generation.

This function enables the generation of a DMA request when an LUT event occurs

#### Parameters

- base – LCU peripheral base address.
- lutMask – Mask of LUT event associated with `lcu_bitfields_map_t`.
- enable – Switcher of DMA request by LUT event feature. “true” means to enable, “false” means not.

static inline void LCU\_SetForceDma(LCU\_Type \*base, uint32\_t forceMask, bool enable)

Set the force DMA requests generation.

This function enables the generation of a DMA request when an force event occurs

#### Parameters

- base – LCU peripheral base address.
- forceMask – Mask of force event associated with `lcu_bitfields_map_t`.
- enable – Switcher of DMA request by force event feature. “true” means to enable, “false” means not.

static inline void LCU\_SetLutInterrupt(LCU\_Type \*base, uint32\_t lutMask, bool enable)

Set the LUT interrupt requests generation.

This function enables the generation of a interrupt request when an LUT event occurs

#### Parameters

- base – LCU peripheral base address.
- lutMask – Mask of LUT event associated with `lcu_bitfields_map_t`.
- enable – Switcher of interrupt request by LUT event feature. “true” means to enable, “false” means not.

static inline void LCU\_SetForceInterrupt(LCU\_Type \*base, uint32\_t forceMask, bool enable)  
Set the force interrupt.

This function enables the generation of a interrupt request when an force event occurs

**Parameters**

- base – LCU peripheral base address.
- forceMask – Mask of force event associated with lcu\_bitfields\_map\_t.
- enable – Switcher of interrupt request by force event feature. “true” means to enable, “false” means not.

static inline uint32\_t LCU\_GetLutInterruptStatus(LCU\_Type \*base)  
Get LUT interrupt status.

**Parameters**

- base – LCU peripheral base address.

**Returns**

The mask of LUT interrupt status. Users can refer to lcu\_bitfields\_map\_t to confirm the meaning of mask

static inline uint32\_t LCU\_GetForceInterruptStatus(LCU\_Type \*base)  
Get force interrupt status.

**Parameters**

- base – LCU peripheral base address.

**Returns**

The mask of force interrupt status. Users can refer to lcu\_bitfields\_map\_t to confirm the meaning of mask

static inline void LCU\_ClearLutInterruptStatus(LCU\_Type \*base, uint32\_t lutMask)  
Clear the LUT interrupt status.

This function Clear the LUT interrupt status.

**Parameters**

- base – LCU peripheral base address.
- lutMask – Mask of LUT interrupt status associated with lcu\_bitfields\_map\_t.

static inline void LCU\_ClearForceInterruptStatus(LCU\_Type \*base, uint32\_t forceMask)  
Clears force interrupt status.

**Parameters**

- base – LCU peripheral base address.
- mask – Mask of force interrupt flags associated with lcu\_bitfields\_map\_t.

static inline void LCU\_MuxSelect(LCU\_Type \*base, lcu\_inputs\_t input, lcu\_muxcel\_source\_t source)

Selects the source of the LC input.

**Parameters**

- base – LCU peripheral base address.
- input – LCU input number.
- source – The source source of the LC input.

```
static inline void LCU_SetRiseFilter(LCU_Type *base, lcu_outputs_t output, uint32_t value)
```

Set LCU rise filter.

This function specifies the number of consecutive clock cycles the filter output must be logic 1 before the output signal goes high.

#### Parameters

- base – LCU peripheral base address.
- output – LCU output number.
- value – The value of rise filter.

```
static inline void LCU_SetFallFilter(LCU_Type *base, lcu_outputs_t output, uint32_t value)
```

Set LCU fall filter.

This function specifies the number of consecutive clock cycles the filter output must be logic 0 before the output signal goes low

#### Parameters

- base – LCU peripheral base address.
- output – LCU output number.
- value – The value of fall filter.

```
static inline void LCU_SoftwareSyncSelect(LCU_Type *base, lcu_outputs_t output,
                                         lcu_sync_select_source_t source)
```

Select software sync input.

This function selects which sync input to use for software synced mode.

#### Parameters

- base – LCU peripheral base address.
- output – LCU output number.
- source – The sync source for the software synced mode of this LC.

```
static inline void LCU_SyncSelect(LCU_Type *base, lcu_outputs_t output,
                                  lcu_sync_select_source_t source)
```

Select sync input.

This function selects which sync input to use for synced mode.

#### Parameters

- base – LCU peripheral base address.
- output – LCU output number.
- source – The sync source for the output of LCU.

```
static inline void LCU_SetForceClearMode(LCU_Type *base, lcu_outputs_t output,
                                         lcu_force_clearing_mode_t mode)
```

Set force clearing mode.

This function specifies the timing for clearing force events for output.

#### Parameters

- base – LCU peripheral base address.
- output – LCU output number.
- mode – The mode of which timing to clear force events.

```
static inline void LCU_ForceInputSensitivity(LCU_Type *base, lcu_outputs_t output, uint32_t
                                         inputsMask)
```

Set force input Sensitivity.

Selects which force inputs affect specified output.

#### Parameters

- base – LCU peripheral base address.
- output – LCU output number.
- inputsMask – The mask of input in one LC, reference to `lcu_force_input_sensitivity_t`.

```
static inline void LCU_SetSoftwareSyncMode(LCU_Type *base, lcu_outputs_t output,
                                           lcu_software_sync_mode_t mode)
```

Set force clearing mode.

This function specifies the software sync mode for the inputs.

#### Parameters

- base – LCU peripheral base address.
- output – LCU output number.
- mode – The mode of software sync for the output.

FSL\_LCU\_DRIVER\_VERSION

LCU driver version 2.0.0.

enum \_lcu\_cell

\_lcu\_cell LCU logic cell flags.

Values:

enumerator kLCU\_Lc0

Logic cell 0

enumerator kLCU\_Lc1

Logic cell 1

enumerator kLCU\_Lc2

Logic cell 2

enum \_lcu\_inputs

\_lcu\_inputs LCU inputs.

Values:

enumerator kLCU\_Lc0Input0

LC0 input 0.

enumerator kLCU\_Lc0Input1

LC0 input 1.

enumerator kLCU\_Lc0Input2

LC0 input 2.

enumerator kLCU\_Lc0Input3

LC0 input 3.

enumerator kLCU\_Lc1Input0

LC1 input 0.

enumerator kLCU\_Lc1Input1

LC1 input 1.

enumerator kLCU\_Lc1Input2

LC1 input 2.

enumerator kLCU\_Lc1Input3

LC1 input 3.

enumerator kLCU\_Lc2Input0

LC2 input 0.

enumerator kLCU\_Lc2Input1

LC2 input 1.

enumerator kLCU\_Lc2Input2

LC2 input 2.

enumerator kLCU\_Lc2Input3

LC2 input 3.

enum \_lcu\_outputs

\_lcu\_outputs LCU outputs.

*Values:*

enumerator kLCU\_Lc0Output0

LC0 output 0.

enumerator kLCU\_Lc0Output1

LC0 output 1.

enumerator kLCU\_Lc0Output2

LC0 output 2.

enumerator kLCU\_Lc0Output3

LC0 output 3.

enumerator kLCU\_Lc1Output0

LC1 output 0.

enumerator kLCU\_Lc1Output1

LC1 output 1.

enumerator kLCU\_Lc1Output2

LC1 output 2.

enumerator kLCU\_Lc1Output3

LC1 output 3.

enumerator kLCU\_Lc2Output0

LC2 output 0.

enumerator kLCU\_Lc2Output1

LC2 output 1.

enumerator kLCU\_Lc2Output2

LC2 output 2.

enumerator kLCU\_Lc2Output3

LC2 output 3.

enum `_lcu_bitfields_map`  
`_lcu_bitfields_map` LCU inputs/outputs/states mask.

*Values:*

enumerator `kLCU_Lc0IO0`  
LC0 input0/output0/state0 mask.

enumerator `kLCU_Lc0IO1`  
LC0 input1/output1/state1 mask.

enumerator `kLCU_Lc0IO2`  
LC0 input2/output2/state2 mask.

enumerator `kLCU_Lc0IO3`  
LC0 input3/output3/state3 mask.

enumerator `kLCU_Lc1IO0`  
LC1 input0/output0/state0 mask.

enumerator `kLCU_Lc1IO1`  
LC1 input1/output1/state1 mask.

enumerator `kLCU_Lc1IO2`  
LC1 input2/output2/state2 mask.

enumerator `kLCU_Lc1IO3`  
LC1 input3/output3/state3 mask.

enumerator `kLCU_Lc2IO0`  
LC2 input0/output0/state0 mask.

enumerator `kLCU_Lc2IO1`  
LC2 input1/output1/state1 mask.

enumerator `kLCU_Lc2IO2`  
LC2 input2/output2/state2 mask.

enumerator `kLCU_Lc2IO3`  
LC2 input3/output3/state3 mask.

enum `_lcu_lc_inputs`  
`_lcu_lc_inputs` LCU input for each LC.

*Values:*

enumerator `kLCU_LcInput0`  
LCU input 0 for each LC.

enumerator `kLCU_LcInput1`  
LCU input 1 for each LC.

enumerator `kLCU_LcInput2`  
LCU input 2 for each LC.

enumerator `kLCU_LcInput3`  
LCU input 3 for each LC.

enum `_lcu_muxcel_source`  
`_lcu_muxcel_source` LCU MUX selected source.

*Values:*

enumerator kLCU\_MuxSelLogic0  
Select the logic0 as LC input.

enumerator kLCU\_MuxSelInput0  
Select the LCU input0 as LC input.

enumerator kLCU\_MuxSelInput1  
Select the LCU input1 as LC input.

enumerator kLCU\_MuxSelInput2  
Select the LCU input2 as LC input.

enumerator kLCU\_MuxSelInput3  
Select the LCU input3 as LC input.

enumerator kLCU\_MuxSelInput4  
Select the LCU input4 as LC input.

enumerator kLCU\_MuxSelInput5  
Select the LCU input5 as LC input.

enumerator kLCU\_MuxSelInput6  
Select the LCU input6 as LC input.

enumerator kLCU\_MuxSelInput7  
Select the LCU input7 as LC input.

enumerator kLCU\_MuxSelInput8  
Select the LCU input8 as LC input.

enumerator kLCU\_MuxSelInput9  
Select the LCU input9 as LC input.

enumerator kLCU\_MuxSelInput10  
Select the LCU input10 as LC input.

enumerator kLCU\_MuxSelInput11  
Select the LCU input11 as LC input.

enumerator kLCU\_MuxSelOutput0  
Select the LCU output0 as LC input.

enumerator kLCU\_MuxSelOutput1  
Select the LCU output1 as LC input.

enumerator kLCU\_MuxSelOutput2  
Select the LCU output2 as LC input.

enumerator kLCU\_MuxSelOutput3  
Select the LCU output3 as LC input.

enumerator kLCU\_MuxSelOutput4  
Select the LCU output4 as LC input.

enumerator kLCU\_MuxSelOutput5  
Select the LCU output5 as LC input.

enumerator kLCU\_MuxSelOutput6  
Select the LCU output6 as LC input.

enumerator kLCU\_MuxSelOutput7  
Select the LCU output7 as LC input.

enumerator kLCU\_MuxSelOutput8  
Select the LCU output8 as LC input.

enumerator kLCU\_MuxSelOutput9  
Select the LCU output9 as LC input.

enumerator kLCU\_MuxSelOutput10  
Select the LCU output10 as LC input.

enumerator kLCU\_MuxSelOutput11  
Select the LCU output11 as LC input.

enum \_lcu\_force\_inputs  
\_lcu\_force\_inputs LCU force input.

*Values:*

enumerator kLCU\_ForceInput0  
LCU LC0 force inout0.

enumerator kLCU\_ForceInput1  
LCU LC0 force inout1.

enumerator kLCU\_ForceInput2  
LCU LC0 force inout2.

enumerator kLCU\_ForceInput3  
LCU LC0 force inout3.

enumerator kLCU\_ForceInput4  
LCU LC1 force inout0.

enumerator kLCU\_ForceInput5  
LCU LC1 force inout1.

enumerator kLCU\_ForceInput6  
LCU LC1 force inout2.

enumerator kLCU\_ForceInput7  
LCU LC1 force inout3.

enumerator kLCU\_ForceInput8  
LCU LC2 force inout0.

enumerator kLCU\_ForceInput9  
LCU LC2 force inout1.

enumerator kLCU\_ForceInput10  
LCU LC2 force inout2.

enumerator kLCU\_ForceInput11  
LCU LC2 force inout3.

enum \_lcu\_force\_input\_polarity  
\_lcu\_force\_input\_polarity LCU force input polarity.

*Values:*

enumerator kLCU\_ForceInputPolarityNoInverted  
The polarity not inverted to the force input.

enumerator kLCU\_ForceInputPolarityInverted  
The polarity inverted to the force input.

enum `_lcu_sync_select_source`

`_lcu_sync_select_source` LCU sync mode selected source.

*Values:*

enumerator `kLCU_SyncInput0`

select LC sync input0 to use for output.

enumerator `kLCU_SyncInput1`

select LC sync input1 to use for output.

enum `_lcu_software_sync_mode`

`_lcu_software_sync_mode` LCU software sync mode.

*Values:*

enumerator `kLCU_SoftwareImmediateSync`

Software sync immediate for the inputs.

enumerator `kLCU_SoftwareRiseEdgeSync`

Software sync on rising edge of sync for the inputs.

enum `_lcu_force_input_sensitivity`

`_lcu_force_input_sensitivity` LCU force input Sensitivity.

*Values:*

enumerator `kLCU_ForceInput0Affect`

Force input0 affect ouput.

enumerator `kLCU_ForceInput1Affect`

Force input1 affect ouput.

enumerator `kLCU_ForceInput2Affect`

Force input2 affect ouput.

enum `_lcu_force_clearing_mode`

`_lcu_force_clearing_mode` LCU force clearing mode.

*Values:*

enumerator `kLCU_ClearWithDeassertion`

Clear force events on deassertion of force inputs.

enumerator `kLCU_ClearWithRisingSyncAfterDeassertion`

Clear force events on rising sync after deassertion of force inputs.

enumerator `kLCU_ClearWithStatusClearedAfterDeassertion`

Clear force events when clear force event status after deassertion of force inputs.

enumerator `kLCU_ClearWithRisingSyncAfterStatusClearedAndDeassertion`

Clear force events on rising sync Deassertion en clear force event status after deassertion of force inputs..

enum `_lcu_software_override`

`_lcu_software_override` LCU software override value.

*Values:*

enumerator `kLCU_SoftwareOverride0`

LCU software override 0.

enumerator `kLCU_SoftwareOverride1`

LCU software override 1.

enum `_lcu_output_polarity`  
`_lcu_output_polarity` LCU output polarity.  
*Values:*  
enumerator `kLCU_OutputPolarityNotInverted`  
    The polarity of the outputs not inverted.  
enumerator `kLCU_OutputPolarityInverted`  
    The polarity of the outputs inverted.

typedef enum `_lcu_cell` `lcu_cell_t`  
`_lcu_cell` LCU logic cell flags.

typedef enum `_lcu_inputs` `lcu_inputs_t`  
`_lcu_inputs` LCU inputs.

typedef enum `_lcu_outputs` `lcu_outputs_t`  
`_lcu_outputs` LCU outputs.

typedef enum `_lcu_bitfields_map` `lcu_bitfields_map_t`  
`_lcu_bitfields_map` LCU inputs/outputs/states mask.

typedef enum `_lcu_lc_inputs` `lcu_lc_inputs_t`  
`_lcu_lc_inputs` LCU input for each LC.

typedef enum `_lcu_muxcel_source` `lcu_muxcel_source_t`  
`_lcu_muxcel_source` LCU MUX selected source.

typedef enum `_lcu_force_inputs` `lcu_force_inputs_t`  
`_lcu_force_inputs` LCU force input.

typedef enum `_lcu_force_input_polarity` `lcu_force_input_polarity_t`  
`_lcu_force_input_polarity` LCU force input polarity.

typedef enum `_lcu_sync_select_source` `lcu_sync_select_source_t`  
`_lcu_sync_select_source` LCU sync mode selected source.

typedef enum `_lcu_software_sync_mode` `lcu_software_sync_mode_t`  
`_lcu_software_sync_mode` LCU software sync mode.

typedef enum `_lcu_force_input_sensitivity` `lcu_force_input_sensitivity_t`  
`_lcu_force_input_sensitivity` LCU force input Sensitivity.

typedef enum `_lcu_force_clearing_mode` `lcu_force_clearing_mode_t`  
`_lcu_force_clearing_mode` LCU force clearing mode.

typedef enum `_lcu_software_override` `lcu_software_override_t`  
`_lcu_software_override` LCU software override value.

typedef enum `_lcu_output_polarity` `lcu_output_polarity_t`  
`_lcu_output_polarity` LCU output polarity.

typedef struct `_lcu_force_config` `lcu_force_config_t`  
LCU force configuration structure.

typedef struct `_lcu_output_config` `lcu_output_config_t`  
LCU output configuration structure.

`FSL_LCU_EACH_LC_IO_NUM`  
Macro used for calculate logic cell value.

FSL\_LCU\_GET\_LC\_VALUE(io)

Macro used for calculate logic cell value.

FSL\_LCU\_GET\_LC\_IO\_VALUE(io)

Macro used for calculate which IO used in logic cell.

FSL\_LCU\_LC\_OFFSET(cell)

Macro used for calculate mask offset in each logic cell.

FSL\_LCU\_FORCE\_CONTROL\_OFFSET(io)

Macro used for calculate force control offset in each IO.

struct `_lcu_force_config`

*#include* <fsl\_lcu.h> LCU force configuration structure.

### Public Members

bool CombinationEnable

Enable combinational force path.

*lcu\_force\_input\_polarity\_t* polarity

Force input polarity.

uint8\_t filter

Force filter.

struct `_lcu_output_config`

*#include* <fsl\_lcu.h> LCU output configuration structure.

### Public Members

bool outputEnable

Enable LC output.

bool softwareOverrideEnable

Enable software override of input.

*lcu\_software\_override\_t* softwareOverridevalue

Software override value for input.

*lcu\_sync\_select\_source\_t* softwareSyncSelect

Select sync input for software sync mode.

*lcu\_software\_sync\_mode\_t* SyncMode

Sync mode for input.

*lcu\_sync\_select\_source\_t* syncSelect

Select sync input for output.

*lcu\_force\_clearing\_mode\_t* forceClearMode

Timing for clearing force events for output.

*lcu\_output\_polarity\_t* outputPolarity

Polarity of output.

uint32\_t forceInputSensitivity

Mask of force inputs that affect output @`lcu_force_input_sensitivity_t`

uint32\_t riseFilter

Rise Filter.

uint32\_t fallFilter

Fall Filter.

uint32\_t lutValue

Value of LCU lookup table.

## 2.30 LPCMP: Low Power Analog Comparator Driver

void LPCMP\_Init(LPCMP\_Type \*base, const *lpcmp\_config\_t* \*config)

Initialize the LPCMP.

This function initializes the LPCMP module. The operations included are:

- Enabling the clock for LPCMP module.
- Configuring the comparator.
- Enabling the LPCMP module. Note: For some devices, multiple LPCMP instance share the same clock gate. In this case, to enable the clock for any instance enables all the LPCMPs. Check the chip reference manual for the clock assignment of the LPCMP.

### Parameters

- base – LPCMP peripheral base address.
- config – Pointer to “lpcmp\_config\_t” structure.

void LPCMP\_Deinit(LPCMP\_Type \*base)

De-initializes the LPCMP module.

This function de-initializes the LPCMP module. The operations included are:

- Disabling the LPCMP module.
- Disabling the clock for LPCMP module.

This function disables the clock for the LPCMP. Note: For some devices, multiple LPCMP instance shares the same clock gate. In this case, before disabling the clock for the LPCMP, ensure that all the LPCMP instances are not used.

### Parameters

- base – LPCMP peripheral base address.

void LPCMP\_GetDefaultConfig(*lpcmp\_config\_t* \*config)

Gets an available pre-defined settings for the comparator’s configuration.

This function initializes the comparator configuration structure to these default values:

```
config->enableStopMode    = false;
config->enableOutputPin   = false;
config->enableCmpToDacLink = false;
config->useUnfilteredOutput = false;
config->enableInvertOutput = false;
config->hysteresisMode     = kLPCMP_HysteresisLevel0;
config->powerMode          = kLPCMP_LowSpeedPowerMode;
config->functionalSourceClock = kLPCMP_FunctionalClockSource0;
config->plusInputSrc       = kLPCMP_PlusInputSrcMux;
config->minusInputSrc      = kLPCMP_MinusInputSrcMux;
```

### Parameters

- config – Pointer to “lpcmp\_config\_t” structure.

```
static inline void LPCMP_Enable(LPCMP_Type *base, bool enable)
```

Enable/Disable LPCMP module.

#### Parameters

- base – LPCMP peripheral base address.
- enable – “true” means enable the module, and “false” means disable the module.

```
void LPCMP_SetInputChannels(LPCMP_Type *base, uint32_t positiveChannel, uint32_t  
negativeChannel)
```

Select the input channels for LPCMP. This function determines which input is selected for the negative and positive mux.

#### Parameters

- base – LPCMP peripheral base address.
- positiveChannel – Positive side input channel number. Available range is 0-7.
- negativeChannel – Negative side input channel number. Available range is 0-7.

```
static inline void LPCMP_EnableDMA(LPCMP_Type *base, bool enable)
```

Enables/disables the DMA request for rising/falling events. Normally, the LPCMP generates a CPU interrupt if there is a rising/falling event. When DMA support is enabled and the rising/falling interrupt is enabled, the rising/falling event forces a DMA transfer request rather than a CPU interrupt instead.

#### Parameters

- base – LPCMP peripheral base address.
- enable – “true” means enable DMA support, and “false” means disable DMA support.

```
void LPCMP_SetFilterConfig(LPCMP_Type *base, const lpcmp_filter_config_t *config)
```

Configures the filter.

#### Parameters

- base – LPCMP peripheral base address.
- config – Pointer to “*lpcmp\_filter\_config\_t*” structure.

```
void LPCMP_SetDACConfig(LPCMP_Type *base, const lpcmp_dac_config_t *config)
```

Configure the internal DAC module.

#### Parameters

- base – LPCMP peripheral base address.
- config – Pointer to “*lpcmp\_dac\_config\_t*” structure. If config is “NULL”, disable internal DAC.

```
static inline void LPCMP_EnableInterrupts(LPCMP_Type *base, uint32_t mask)
```

Enable the interrupts.

#### Parameters

- base – LPCMP peripheral base address.
- mask – Mask value for interrupts. See “*\_lpcmp\_interrupt\_enable*”.

```
static inline void LPCMP_DisableInterrupts(LPCMP_Type *base, uint32_t mask)
```

Disable the interrupts.

#### Parameters

- base – LPCMP peripheral base address.
- mask – Mask value for interrupts. See “\_lpcmp\_interrupt\_enable”.

```
static inline uint32_t LPCMP_GetStatusFlags(LPCMP_Type *base)
```

Get the LPCMP status flags.

#### Parameters

- base – LPCMP peripheral base address.

#### Returns

Mask value for the asserted flags. See “\_lpcmp\_status\_flags”.

```
static inline void LPCMP_ClearStatusFlags(LPCMP_Type *base, uint32_t mask)
```

Clear the LPCMP status flags.

#### Parameters

- base – LPCMP peripheral base address.
- mask – Mask value for the flags. See “\_lpcmp\_status\_flags”.

```
static inline void LPCMP_EnableWindowMode(LPCMP_Type *base, bool enable)
```

Enable/Disable window mode. When any windowed mode is active, COUTA is clocked by the bus clock whenever WINDOW = 1. The last latched value is held when WINDOW = 0. The optionally inverted comparator output COUT\_RAW is sampled on every bus clock when WINDOW=1 to generate COUTA.

#### Parameters

- base – LPCMP peripheral base address.
- enable – “true” means enable window mode, and “false” means disable window mode.

```
void LPCMP_SetWindowControl(LPCMP_Type *base, const lpcmp_window_control_config_t *config)
```

Configure the window control, users can use this API to implement operations on the window, such as inverting the window signal, setting the window closing event (only valid in windowing mode), and setting the COUTA signal after the window is closed (only valid in windowing mode).

#### Parameters

- base – LPCMP peripheral base address.
- config – Pointer “lpcmp\_window\_control\_config\_t” structure.

```
void LPCMP_SetRoundRobinConfig(LPCMP_Type *base, const lpcmp_roundrobin_config_t *config)
```

Configure the roundrobin mode.

#### Parameters

- base – LPCMP peripheral base address.
- config – Pointer “lpcmp\_roundrobin\_config\_t” structure.

```
static inline void LPCMP_EnableRoundRobinMode(LPCMP_Type *base, bool enable)
```

Enable/Disable roundrobin mode.

#### Parameters

- base – LPCMP peripheral base address.
- enable – “true” means enable roundrobin mode, and “false” means disable roundrobin mode.

void LPCMP\_SetRoundRobinInternalTimer(LPCMP\_Type \*base, uint32\_t value)

brief Configure the roundrobin internal timer reload value.

param base LPCMP peripheral base address. param value RoundRobin internal timer reload value, allowed range:0x0UL-0xFFFFFFFFUL.

static inline void LPCMP\_EnableRoundRobinInternalTimer(LPCMP\_Type \*base, bool enable)

Enable/Disable roundrobin internal timer; note that this function is only valid when using the internal trigger source.

#### Parameters

- base – LPCMP peripheral base address.
- enable – “true” means enable roundrobin internal timer, and “false” means disable roundrobin internal timer.

static inline void LPCMP\_SetPreSetValue(LPCMP\_Type \*base, uint8\_t mask)

Set preset value for all channels, users can set all channels’ preset vaule through this API, for example, if the mask set to 0x03U means channel0 and channel2’s preset value set to 1U and other channels’ preset value set to 0U.

#### Parameters

- base – LPCMP peripheral base address.
- mask – Mask of channel index.

static inline uint8\_t LPCMP\_GetComparisonResult(LPCMP\_Type \*base)

Get comparison results for all channels, users can get all channels’ comparison results through this API.

#### Parameters

- base – LPCMP peripheral base address.

#### Returns

return All channels’ comparison result.

static inline void LPCMP\_ClearInputChangedFlags(LPCMP\_Type \*base, uint8\_t mask)

Clear input changed flags for single channel or multiple channels, users can clear input changed flag of a single channel or multiple channels through this API, for example, if the mask set to 0x03U means clear channel0 and channel2’s input changed flags.

#### Parameters

- base – LPCMP peripheral base address.
- mask – Mask of channel index.

static inline uint8\_t LPCMP\_GetInputChangedFlags(LPCMP\_Type \*base)

Get input changed flags for all channels, Users can get all channels’ input changed flags through this API.

#### Parameters

- base – LPCMP peripheral base address.

#### Returns

return All channels’ changed flag.

FSL\_LPCMP\_DRIVER\_VERSION

LPCMP driver version 2.3.2.

enum `_lpcmp_status_flags`

LPCMP status flags mask.

*Values:*

enumerator `kLPCMP_OutputRisingEventFlag`

Rising-edge on the comparison output has occurred.

enumerator `kLPCMP_OutputFallingEventFlag`

Falling-edge on the comparison output has occurred.

enumerator `kLPCMP_OutputRoundRobinEventFlag`

Detects when any channel's last comparison result is different from the pre-set value in trigger mode.

enumerator `kLPCMP_OutputAssertEventFlag`

Return the current value of the analog comparator output. The flag does not support W1C.

enum `_lpcmp_interrupt_enable`

LPCMP interrupt enable/disable mask.

*Values:*

enumerator `kLPCMP_OutputRisingInterruptEnable`

Comparator interrupt enable rising.

enumerator `kLPCMP_OutputFallingInterruptEnable`

Comparator interrupt enable falling.

enumerator `kLPCMP_RoundRobinInterruptEnable`

Comparator round robin mode interrupt occurred when the comparison result changes for a given channel.

enum `_lpcmp_hysteresis_mode`

LPCMP hysteresis mode. See chip data sheet to get the actual hysteresis value with each level.

*Values:*

enumerator `kLPCMP_HysteresisLevel0`

The hard block output has level 0 hysteresis internally.

enumerator `kLPCMP_HysteresisLevel1`

The hard block output has level 1 hysteresis internally.

enumerator `kLPCMP_HysteresisLevel2`

The hard block output has level 2 hysteresis internally.

enumerator `kLPCMP_HysteresisLevel3`

The hard block output has level 3 hysteresis internally.

enum `_lpcmp_power_mode`

LPCMP nano mode.

*Values:*

enumerator `kLPCMP_LowSpeedPowerMode`

Low speed comparison mode is selected.

enumerator `kLPCMP_HighSpeedPowerMode`

High speed comparison mode is selected.

enumerator kLPCMP\_NanoPowerMode  
Nano power comparator is enabled.

enum \_lpcmp\_dac\_reference\_voltage\_source  
Internal DAC reference voltage source.

*Values:*

enumerator kLPCMP\_VrefSourceVin1  
vrefh\_int is selected as resistor ladder network supply reference Vin.

enumerator kLPCMP\_VrefSourceVin2  
vrefh\_ext is selected as resistor ladder network supply reference Vin.

enum \_lpcmp\_functional\_source\_clock  
LPCMP functional mode clock source selection.

Note: In different devices, the functional mode clock source selection is different, please refer to specific device Reference Manual for details.

*Values:*

enumerator kLPCMP\_FunctionalClockSource0  
Select functional mode clock source0.

enumerator kLPCMP\_FunctionalClockSource1  
Select functional mode clock source1.

enumerator kLPCMP\_FunctionalClockSource2  
Select functional mode clock source2.

enumerator kLPCMP\_FunctionalClockSource3  
Select functional mode clock source3.

enum \_lpcmp\_couta\_signal  
Set the COUTA signal value when the window is closed.

*Values:*

enumerator kLPCMP\_COUTASignalNoSet  
NO set the COUTA signal value when the window is closed.

enumerator kLPCMP\_COUTASignalLow  
Set COUTA signal low(0) when the window is closed.

enumerator kLPCMP\_COUTASignalHigh  
Set COUTA signal high(1) when the window is closed.

enum \_lpcmp\_close\_window\_event  
Set COUT event, which can close the active window in window mode.

*Values:*

enumerator kLPCMP\_CCloseWindowEventNoSet  
No Set COUT event, which can close the active window in window mode.

enumerator kLPCMP\_CloseWindowEventRisingEdge  
Set rising edge COUT signal as COUT event.

enumerator kLPCMP\_CloseWindowEventFallingEdge  
Set falling edge COUT signal as COUT event.

enumerator kLPCMP\_CCloseWindowEventBothEdge  
Set both rising and falling edge COUT signal as COUT event.

enum `_lpcmp_roundrobin_fixedmuxport`

LPCMP round robin mode fixed mux port.

*Values:*

enumerator `kLPCMP_FixedPlusMuxPort`

Fixed plus mux port.

enumerator `kLPCMP_FixedMinusMuxPort`

Fixed minus mux port.

enum `_lpcmp_roundrobin_clock_source`

LPCMP round robin mode clock source selection.

Note: In different devices, the round robin mode clock source selection is different, please refer to the specific device Reference Manual for details.

*Values:*

enumerator `kLPCMP_RoundRobinClockSource0`

Select roundrobin mode clock source0.

enumerator `kLPCMP_RoundRobinClockSource1`

Select roundrobin mode clock source1.

enumerator `kLPCMP_RoundRobinClockSource2`

Select roundrobin mode clock source2.

enumerator `kLPCMP_RoundRobinClockSource3`

Select roundrobin mode clock source3.

enum `_lpcmp_roundrobin_trigger_source`

LPCMP round robin mode trigger source.

*Values:*

enumerator `kLPCMP_TriggerSourceExternally`

Select external trigger source.

enumerator `kLPCMP_TriggerSourceInternally`

Select internal trigger source.

enum `_lpcmp_plus_input_src`

LPCMP plus input source.

*Values:*

enumerator `kLPCMP_PlusInputSrcDac`

LPCMP plus input source from the internal 8-bit DAC output.

enumerator `kLPCMP_PlusInputSrcMux`

LPCMP plus input source from the analog 8-1 mux.

enum `_lpcmp_minus_input_src`

LPCMP minus input source.

*Values:*

enumerator `kLPCMP_MinusInputSrcDac`

LPCMP minus input source from the internal 8-bit DAC output.

enumerator `kLPCMP_MinusInputSrcMux`

LPCMP minus input source from the analog 8-1 mux.

typedef enum *\_lpcmp\_hysteresis\_mode* lpcmp\_hysteresis\_mode\_t  
 LPCMP hysteresis mode. See chip data sheet to get the actual hysteresis value with each level.

typedef enum *\_lpcmp\_power\_mode* lpcmp\_power\_mode\_t  
 LPCMP nano mode.

typedef enum *\_lpcmp\_dac\_reference\_voltage\_source* lpcmp\_dac\_reference\_voltage\_source\_t  
 Internal DAC reference voltage source.

typedef enum *\_lpcmp\_functional\_source\_clock* lpcmp\_functional\_source\_clock\_t  
 LPCMP functional mode clock source selection.

Note: In different devices, the functional mode clock source selection is different, please refer to specific device Reference Manual for details.

typedef enum *\_lpcmp\_couta\_signal* lpcmp\_couta\_signal\_t  
 Set the COUTA signal value when the window is closed.

typedef enum *\_lpcmp\_close\_window\_event* lpcmp\_close\_window\_event\_t  
 Set COUT event, which can close the active window in window mode.

typedef enum *\_lpcmp\_roundrobin\_fixedmuxport* lpcmp\_roundrobin\_fixedmuxport\_t  
 LPCMP round robin mode fixed mux port.

typedef enum *\_lpcmp\_roundrobin\_clock\_source* lpcmp\_roundrobin\_clock\_source\_t  
 LPCMP round robin mode clock source selection.

Note: In different devices, the round robin mode clock source selection is different, please refer to the specific device Reference Manual for details.

typedef enum *\_lpcmp\_roundrobin\_trigger\_source* lpcmp\_roundrobin\_trigger\_source\_t  
 LPCMP round robin mode trigger source.

typedef struct *\_lpcmp\_filter\_config* lpcmp\_filter\_config\_t  
 Configure the filter.

typedef enum *\_lpcmp\_plus\_input\_src* lpcmp\_plus\_input\_src\_t  
 LPCMP plus input source.

typedef enum *\_lpcmp\_minus\_input\_src* lpcmp\_minus\_input\_src\_t  
 LPCMP minus input source.

typedef struct *\_lpcmp\_dac\_config* lpcmp\_dac\_config\_t  
 configure the internal DAC.

typedef struct *\_lpcmp\_config* lpcmp\_config\_t  
 Configures the comparator.

typedef struct *\_lpcmp\_window\_control\_config* lpcmp\_window\_control\_config\_t  
 Configure the window mode control.

typedef struct *\_lpcmp\_roundrobin\_config* lpcmp\_roundrobin\_config\_t  
 Configure the round robin mode.

LPCMP\_CCR1\_COUTA\_CFG\_MASK

LPCMP\_CCR1\_COUTA\_CFG\_SHIFT

LPCMP\_CCR1\_COUTA\_CFG(x)

LPCMP\_CCR1\_EVT\_SEL\_CFG\_MASK

LPCMP\_CCR1\_EVT\_SEL\_CFG\_SHIFT

LPCMP\_CCR1\_EVT\_SEL\_CFG(x)

struct `_lpcmp_filter_config`

*#include <fsl\_lpcmp.h>* Configure the filter.

### Public Members

bool enableSample

Decide whether to use the external SAMPLE as a sampling clock input.

uint8\_t filterSampleCount

Filter Sample Count. Available range is 1-7; 0 disables the filter.

uint8\_t filterSamplePeriod

Filter Sample Period. The divider to the bus clock. Available range is 0-255. The sampling clock must be at least 4 times slower than the system clock to the comparator. So if enableSample is “false”, filterSamplePeriod should be set greater than 4.

struct `_lpcmp_dac_config`

*#include <fsl\_lpcmp.h>* configure the internal DAC.

### Public Members

bool enableLowPowerMode

Decide whether to enable DAC low power mode.

*lpcmp\_dac\_reference\_voltage\_source\_t* referenceVoltageSource

Internal DAC supply voltage reference source.

uint8\_t DACValue

Value for the DAC Output Voltage. Different devices has different available range, for specific values, please refer to the reference manual.

struct `_lpcmp_config`

*#include <fsl\_lpcmp.h>* Configures the comparator.

### Public Members

bool enableStopMode

Decide whether to enable the comparator when in STOP modes.

bool enableCmpToDacLink

Controls the link from the CMP enable to the DAC enable.

bool enableOutputPin

Decide whether to enable the comparator is available in selected pin.

bool useUnfilteredOutput

Decide whether to use unfiltered output.

bool enableInvertOutput

Decide whether to inverts the comparator output.

*lpcmp\_hysteresis\_mode\_t* hysteresisMode

LPCMP hysteresis mode.

*lpcmp\_power\_mode\_t* powerMode  
LPCMP power mode.

*lpcmp\_functional\_source\_clock\_t* functionalSourceClock  
Select LPCMP functional mode clock source.

*lpcmp\_plus\_input\_src\_t* plusInputSrc  
Select LPCMP plus input source.

*lpcmp\_minus\_input\_src\_t* minusInputSrc  
Select LPCMP minus input source.

struct *\_lpcmp\_window\_control\_config*  
*#include <fsl\_lpcmp.h>* Configure the window mode control.

### Public Members

bool enableInvertWindowSignal  
True: enable invert window signal, False: disable invert window signal.

*lpcmp\_couta\_signal\_t* COUTASignal  
Decide whether to define the COUTA signal value when the window is closed.

*lpcmp\_close\_window\_event\_t* closeWindowEvent  
Decide whether to select COUT event signal edge defines a COUT event to close window.

struct *\_lpcmp\_roundrobin\_config*  
*#include <fsl\_lpcmp.h>* Configure the round robin mode.

### Public Members

uint8\_t initDelayModules  
Comparator and DAC initialization delay modulus, See Reference Manual and DataSheet for specific value.

uint8\_t sampleClockNumbers  
Specify the number of the round robin clock cycles(0~3) to wait after scanning the active channel before sampling the channel's comparison result.

uint8\_t channelSampleNumbers  
Specify the number of samples for one channel, note that channelSampleNumbers must not smaller than sampleTimeThreshhold.

uint8\_t sampleTimeThreshhold  
Specify that for one channel, when (sampleTimeThreshhold + 1) sample results are "1",the final result is "1", otherwise the final result is "0", note that the sampleTimeThreshhold must not be larger than channelSampleNumbers.

*lpcmp\_roundrobin\_clock\_source\_t* roundrobinClockSource  
Decide which clock source to choose in round robin mode.

*lpcmp\_roundrobin\_trigger\_source\_t* roundrobinTriggerSource  
Decide which trigger source to choose in round robin mode.

*lpcmp\_roundrobin\_fixedmuxport\_t* fixedMuxPort  
Decide which mux port to choose as fixed channel in round robin mode.

uint8\_t fixedChannel  
Indicate which channel of the fixed mux port is used in round robin mode.

uint8\_t checkerChannelMask

Indicate which channel of the non-fixed mux port to check its voltage value in round robin mode, for example, if checkerChannelMask set to 0x11U means select channel 0 and channel 4 as checker channel.

## 2.31 LPI2C: Low Power Inter-Integrated Circuit Driver

void LPI2C\_DriverIRQHandler(uint32\_t instance)

LPI2C driver IRQ handler common entry.

This function provides the common IRQ request entry for LPI2C.

### Parameters

- instance – LPI2C instance.

FSL\_LPI2C\_DRIVER\_VERSION

LPI2C driver version.

LPI2C status return codes.

*Values:*

enumerator kStatus\_LPI2C\_Busy

The master is already performing a transfer.

enumerator kStatus\_LPI2C\_Idle

The slave driver is idle.

enumerator kStatus\_LPI2C\_Nak

The slave device sent a NAK in response to a byte.

enumerator kStatus\_LPI2C\_FifoError

FIFO under run or overrun.

enumerator kStatus\_LPI2C\_BitError

Transferred bit was not seen on the bus.

enumerator kStatus\_LPI2C\_ArbitrationLost

Arbitration lost error.

enumerator kStatus\_LPI2C\_PinLowTimeout

SCL or SDA were held low longer than the timeout.

enumerator kStatus\_LPI2C\_NoTransferInProgress

Attempt to abort a transfer when one is not in progress.

enumerator kStatus\_LPI2C\_DmaRequestFail

DMA request failed.

enumerator kStatus\_LPI2C\_Timeout

Timeout polling status flags.

IRQn\_Type const kLpi2cIrqs[]

Array to map LPI2C instance number to IRQ number, used internally for LPI2C master interrupt and EDMA transactional APIs.

lpi2c\_master\_isr\_t s\_lpi2cMasterIsr

Pointer to master IRQ handler for each instance, used internally for LPI2C master interrupt and EDMA transactional APIs.

```
void *s_lpi2cMasterHandle[]
```

Pointers to master handles for each instance, used internally for LPI2C master interrupt and EDMA transactional APIs.

```
uint32_t LPI2C_GetInstance(LPI2C_Type *base)
```

Returns an instance number given a base address.

If an invalid base address is passed, debug builds will assert. Release builds will just return instance number 0.

#### Parameters

- base – The LPI2C peripheral base address.

#### Returns

LPI2C instance number starting from 0.

```
I2C_RETRY_TIMES
```

Retry times for waiting flag.

## 2.32 LPI2C Master Driver

```
void LPI2C_MasterGetDefaultConfig(lpi2c_master_config_t *masterConfig)
```

Provides a default configuration for the LPI2C master peripheral.

This function provides the following default configuration for the LPI2C master peripheral:

```
masterConfig->enableMaster      = true;
masterConfig->debugEnable       = false;
masterConfig->ignoreAck         = false;
masterConfig->pinConfig          = kLPI2C_2PinOpenDrain;
masterConfig->baudRate_Hz       = 100000U;
masterConfig->busIdleTimeout_ns = 0;
masterConfig->pinLowTimeout_ns  = 0;
masterConfig->sdaGlitchFilterWidth_ns = 0;
masterConfig->sclGlitchFilterWidth_ns = 0;
masterConfig->hostRequest.enable = false;
masterConfig->hostRequest.source  = kLPI2C_HostRequestExternalPin;
masterConfig->hostRequest.polarity = kLPI2C_HostRequestPinActiveHigh;
```

After calling this function, you can override any settings in order to customize the configuration, prior to initializing the master driver with `LPI2C_MasterInit()`.

#### Parameters

- masterConfig – **[out]** User provided configuration structure for default values. Refer to `lpi2c_master_config_t`.

```
void LPI2C_MasterInit(LPI2C_Type *base, const lpi2c_master_config_t *masterConfig, uint32_t sourceClock_Hz)
```

Initializes the LPI2C master peripheral.

This function enables the peripheral clock and initializes the LPI2C master peripheral as described by the user provided configuration. A software reset is performed prior to configuration.

#### Parameters

- base – The LPI2C peripheral base address.
- masterConfig – User provided peripheral configuration. Use `LPI2C_MasterGetDefaultConfig()` to get a set of defaults that you can override.

- `sourceClock_Hz` – Frequency in Hertz of the LPI2C functional clock. Used to calculate the baud rate divisors, filter widths, and timeout periods.

`void LPI2C_MasterDeinit(LPI2C_Type *base)`

Deinitializes the LPI2C master peripheral.

This function disables the LPI2C master peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

#### Parameters

- `base` – The LPI2C peripheral base address.

`void LPI2C_MasterConfigureDataMatch(LPI2C_Type *base, const lpi2c_data_match_config_t *matchConfig)`

Configures LPI2C master data match feature.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `matchConfig` – Settings for the data match feature.

`status_t LPI2C_MasterCheckAndClearError(LPI2C_Type *base, uint32_t status)`

Convert provided flags to status code, and clear any errors if present.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `status` – Current status flags value that will be checked.

#### Return values

- `kStatus_Success` –
- `kStatus_LPI2C_PinLowTimeout` –
- `kStatus_LPI2C_ArbitrationLost` –
- `kStatus_LPI2C_Nak` –
- `kStatus_LPI2C_FifoError` –

`status_t LPI2C_CheckForBusyBus(LPI2C_Type *base)`

Make sure the bus isn't already busy.

A busy bus is allowed if we are the one driving it.

#### Parameters

- `base` – The LPI2C peripheral base address.

#### Return values

- `kStatus_Success` –
- `kStatus_LPI2C_Busy` –

`static inline void LPI2C_MasterReset(LPI2C_Type *base)`

Performs a software reset.

Restores the LPI2C master peripheral to reset conditions.

#### Parameters

- `base` – The LPI2C peripheral base address.

```
static inline void LPI2C_MasterEnable(LPI2C_Type *base, bool enable)
```

Enables or disables the LPI2C module as master.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `enable` – Pass true to enable or false to disable the specified LPI2C as master.

```
static inline uint32_t LPI2C_MasterGetStatusFlags(LPI2C_Type *base)
```

Gets the LPI2C master status flags.

A bit mask with the state of all LPI2C master status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

#### See also:

`_lpi2c_master_flags`

#### Parameters

- `base` – The LPI2C peripheral base address.

#### Returns

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

```
static inline void LPI2C_MasterClearStatusFlags(LPI2C_Type *base, uint32_t statusMask)
```

Clears the LPI2C master status flag state.

The following status register flags can be cleared:

- `kLPI2C_MasterEndOfPacketFlag`
- `kLPI2C_MasterStopDetectFlag`
- `kLPI2C_MasterNackDetectFlag`
- `kLPI2C_MasterArbitrationLostFlag`
- `kLPI2C_MasterFifoErrFlag`
- `kLPI2C_MasterPinLowTimeoutFlag`
- `kLPI2C_MasterDataMatchFlag`

Attempts to clear other flags has no effect.

#### See also:

`_lpi2c_master_flags`.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `statusMask` – A bitmask of status flags that are to be cleared. The mask is composed of `_lpi2c_master_flags` enumerators OR'd together. You may pass the result of a previous call to `LPI2C_MasterGetStatusFlags()`.

```
static inline void LPI2C_MasterEnableInterrupts(LPI2C_Type *base, uint32_t interruptMask)
```

Enables the LPI2C master interrupt requests.

All flags except `kLPI2C_MasterBusyFlag` and `kLPI2C_MasterBusBusyFlag` can be enabled as interrupts.

**Parameters**

- base – The LPI2C peripheral base address.
- interruptMask – Bit mask of interrupts to enable. See `_lpi2c_master_flags` for the set of constants that should be OR'd together to form the bit mask.

```
static inline void LPI2C_MasterDisableInterrupts(LPI2C_Type *base, uint32_t interruptMask)
```

Disables the LPI2C master interrupt requests.

All flags except `kLPI2C_MasterBusyFlag` and `kLPI2C_MasterBusBusyFlag` can be enabled as interrupts.

**Parameters**

- base – The LPI2C peripheral base address.
- interruptMask – Bit mask of interrupts to disable. See `_lpi2c_master_flags` for the set of constants that should be OR'd together to form the bit mask.

```
static inline uint32_t LPI2C_MasterGetEnabledInterrupts(LPI2C_Type *base)
```

Returns the set of currently enabled LPI2C master interrupt requests.

**Parameters**

- base – The LPI2C peripheral base address.

**Returns**

A bitmask composed of `_lpi2c_master_flags` enumerators OR'd together to indicate the set of enabled interrupts.

```
static inline void LPI2C_MasterEnableDMA(LPI2C_Type *base, bool enableTx, bool enableRx)
```

Enables or disables LPI2C master DMA requests.

**Parameters**

- base – The LPI2C peripheral base address.
- enableTx – Enable flag for transmit DMA request. Pass true for enable, false for disable.
- enableRx – Enable flag for receive DMA request. Pass true for enable, false for disable.

```
static inline uint32_t LPI2C_MasterGetTxFifoAddress(LPI2C_Type *base)
```

Gets LPI2C master transmit data register address for DMA transfer.

**Parameters**

- base – The LPI2C peripheral base address.

**Returns**

The LPI2C Master Transmit Data Register address.

```
static inline uint32_t LPI2C_MasterGetRxFifoAddress(LPI2C_Type *base)
```

Gets LPI2C master receive data register address for DMA transfer.

**Parameters**

- base – The LPI2C peripheral base address.

**Returns**

The LPI2C Master Receive Data Register address.

```
static inline void LPI2C_MasterSetWatermarks(LPI2C_Type *base, size_t txWords, size_t rxWords)
```

Sets the watermarks for LPI2C master FIFOs.

**Parameters**

- `base` – The LPI2C peripheral base address.
- `txWords` – Transmit FIFO watermark value in words. The `kLPI2C_MasterTxReadyFlag` flag is set whenever the number of words in the transmit FIFO is equal or less than `txWords`. Writing a value equal or greater than the FIFO size is truncated.
- `rxWords` – Receive FIFO watermark value in words. The `kLPI2C_MasterRxReadyFlag` flag is set whenever the number of words in the receive FIFO is greater than `rxWords`. Writing a value equal or greater than the FIFO size is truncated.

```
static inline void LPI2C_MasterGetFifoCounts(LPI2C_Type *base, size_t *rxCount, size_t
                                           *txCount)
```

Gets the current number of words in the LPI2C master FIFOs.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `txCount` – **[out]** Pointer through which the current number of words in the transmit FIFO is returned. Pass NULL if this value is not required.
- `rxCount` – **[out]** Pointer through which the current number of words in the receive FIFO is returned. Pass NULL if this value is not required.

```
void LPI2C_MasterSetBaudRate(LPI2C_Type *base, uint32_t sourceClock_Hz, uint32_t
                             baudRate_Hz)
```

Sets the I2C bus frequency for master transactions.

The LPI2C master is automatically disabled and re-enabled as necessary to configure the baud rate. Do not call this function during a transfer, or the transfer is aborted.

---

**Note:** Please note that the second parameter is the clock frequency of LPI2C module, the third parameter means user configured bus baudrate, this implementation is different from other I2C drivers which use baudrate configuration as second parameter and source clock frequency as third parameter.

---

#### Parameters

- `base` – The LPI2C peripheral base address.
- `sourceClock_Hz` – LPI2C functional clock frequency in Hertz.
- `baudRate_Hz` – Requested bus frequency in Hertz.

```
static inline bool LPI2C_MasterGetBusIdleState(LPI2C_Type *base)
```

Returns whether the bus is idle.

Requires the master mode to be enabled.

#### Parameters

- `base` – The LPI2C peripheral base address.

#### Return values

- `true` – Bus is busy.
- `false` – Bus is idle.

```
status_t LPI2C_MasterStart(LPI2C_Type *base, uint8_t address, lpi2c_direction_t dir)
```

Sends a START signal and slave address on the I2C bus.

This function is used to initiate a new master mode transfer. First, the bus state is checked to ensure that another master is not occupying the bus. Then a START signal is transmitted,

followed by the 7-bit address specified in the *address* parameter. Note that this function does not actually wait until the START and address are successfully sent on the bus before returning.

#### Parameters

- *base* – The LPI2C peripheral base address.
- *address* – 7-bit slave device address, in bits [6:0].
- *dir* – Master transfer direction, either `kLPI2C_Read` or `kLPI2C_Write`. This parameter is used to set the R/w bit (bit 0) in the transmitted slave address.

#### Return values

- `kStatus_Success` – START signal and address were successfully enqueued in the transmit FIFO.
- `kStatus_LPI2C_Busy` – Another master is currently utilizing the bus.

```
static inline status_t LPI2C_MasterRepeatedStart(LPI2C_Type *base, uint8_t address,  
                                               lpi2c_direction_t dir)
```

Sends a repeated START signal and slave address on the I2C bus.

This function is used to send a Repeated START signal when a transfer is already in progress. Like `LPI2C_MasterStart()`, it also sends the specified 7-bit address.

---

**Note:** This function exists primarily to maintain compatible APIs between LPI2C and I2C drivers, as well as to better document the intent of code that uses these APIs.

---

#### Parameters

- *base* – The LPI2C peripheral base address.
- *address* – 7-bit slave device address, in bits [6:0].
- *dir* – Master transfer direction, either `kLPI2C_Read` or `kLPI2C_Write`. This parameter is used to set the R/w bit (bit 0) in the transmitted slave address.

#### Return values

- `kStatus_Success` – Repeated START signal and address were successfully enqueued in the transmit FIFO.
- `kStatus_LPI2C_Busy` – Another master is currently utilizing the bus.

```
status_t LPI2C_MasterSend(LPI2C_Type *base, void *txBuff, size_t txSize)
```

Performs a polling send transfer on the I2C bus.

Sends up to *txSize* number of bytes to the previously addressed slave device. The slave may reply with a NAK to any byte in order to terminate the transfer early. If this happens, this function returns `kStatus_LPI2C_Nak`.

#### Parameters

- *base* – The LPI2C peripheral base address.
- *txBuff* – The pointer to the data to be transferred.
- *txSize* – The length in bytes of the data to be transferred.

#### Return values

- `kStatus_Success` – Data was sent successfully.
- `kStatus_LPI2C_Busy` – Another master is currently utilizing the bus.
- `kStatus_LPI2C_Nak` – The slave device sent a NAK in response to a byte.

- `kStatus_LPI2C_FifoError` – FIFO under run or over run.
- `kStatus_LPI2C_ArbitrationLost` – Arbitration lost error.
- `kStatus_LPI2C_PinLowTimeout` – SCL or SDA were held low longer than the timeout.

`status_t LPI2C_MasterReceive(LPI2C_Type *base, void *rxBuff, size_t rxSize)`

Performs a polling receive transfer on the I2C bus.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `rxBuff` – The pointer to the data to be transferred.
- `rxSize` – The length in bytes of the data to be transferred.

#### Return values

- `kStatus_Success` – Data was received successfully.
- `kStatus_LPI2C_Busy` – Another master is currently utilizing the bus.
- `kStatus_LPI2C_Nak` – The slave device sent a NAK in response to a byte.
- `kStatus_LPI2C_FifoError` – FIFO under run or overrun.
- `kStatus_LPI2C_ArbitrationLost` – Arbitration lost error.
- `kStatus_LPI2C_PinLowTimeout` – SCL or SDA were held low longer than the timeout.

`status_t LPI2C_MasterStop(LPI2C_Type *base)`

Sends a STOP signal on the I2C bus.

This function does not return until the STOP signal is seen on the bus, or an error occurs.

#### Parameters

- `base` – The LPI2C peripheral base address.

#### Return values

- `kStatus_Success` – The STOP signal was successfully sent on the bus and the transaction terminated.
- `kStatus_LPI2C_Busy` – Another master is currently utilizing the bus.
- `kStatus_LPI2C_Nak` – The slave device sent a NAK in response to a byte.
- `kStatus_LPI2C_FifoError` – FIFO under run or overrun.
- `kStatus_LPI2C_ArbitrationLost` – Arbitration lost error.
- `kStatus_LPI2C_PinLowTimeout` – SCL or SDA were held low longer than the timeout.

`status_t LPI2C_MasterTransferBlocking(LPI2C_Type *base, lpi2c_master_transfer_t *transfer)`

Performs a master polling transfer on the I2C bus.

---

**Note:** The API does not return until the transfer succeeds or fails due to error happens during transfer.

---

#### Parameters

- `base` – The LPI2C peripheral base address.
- `transfer` – Pointer to the transfer structure.

**Return values**

- `kStatus_Success` – Data was received successfully.
- `kStatus_LPI2C_Busy` – Another master is currently utilizing the bus.
- `kStatus_LPI2C_Nak` – The slave device sent a NAK in response to a byte.
- `kStatus_LPI2C_FifoError` – FIFO under run or overrun.
- `kStatus_LPI2C_ArbitrationLost` – Arbitration lost error.
- `kStatus_LPI2C_PinLowTimeout` – SCL or SDA were held low longer than the timeout.

```
void LPI2C_MasterTransferCreateHandle(LPI2C_Type *base, lpi2c_master_handle_t *handle,  
                                     lpi2c_master_transfer_callback_t callback, void  
                                     *userData)
```

Creates a new handle for the LPI2C master non-blocking APIs.

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the `LPI2C_MasterTransferAbort()` API shall be called.

---

**Note:** The function also enables the NVIC IRQ for the input LPI2C. Need to notice that on some SoCs the LPI2C IRQ is connected to INTMUX, in this case user needs to enable the associated INTMUX IRQ in application.

---

**Parameters**

- `base` – The LPI2C peripheral base address.
- `handle` – **[out]** Pointer to the LPI2C master driver handle.
- `callback` – User provided pointer to the asynchronous callback function.
- `userData` – User provided pointer to the application callback data.

```
status_t LPI2C_MasterTransferNonBlocking(LPI2C_Type *base, lpi2c_master_handle_t *handle,  
                                         lpi2c_master_transfer_t *transfer)
```

Performs a non-blocking transaction on the I2C bus.

**Parameters**

- `base` – The LPI2C peripheral base address.
- `handle` – Pointer to the LPI2C master driver handle.
- `transfer` – The pointer to the transfer descriptor.

**Return values**

- `kStatus_Success` – The transaction was started successfully.
- `kStatus_LPI2C_Busy` – Either another master is currently utilizing the bus, or a non-blocking transaction is already in progress.

```
status_t LPI2C_MasterTransferGetCount(LPI2C_Type *base, lpi2c_master_handle_t *handle,  
                                      size_t *count)
```

Returns number of bytes transferred so far.

**Parameters**

- `base` – The LPI2C peripheral base address.
- `handle` – Pointer to the LPI2C master driver handle.

- `count` – **[out]** Number of bytes transferred so far by the non-blocking transaction.

#### Return values

- `kStatus_Success` –
- `kStatus_NoTransferInProgress` – There is not a non-blocking transaction currently in progress.

`void LPI2C_MasterTransferAbort(LPI2C_Type *base, lpi2c_master_handle_t *handle)`

Terminates a non-blocking LPI2C master transmission early.

---

**Note:** It is not safe to call this function from an IRQ handler that has a higher priority than the LPI2C peripheral's IRQ priority.

---

#### Parameters

- `base` – The LPI2C peripheral base address.
- `handle` – Pointer to the LPI2C master driver handle.

`void LPI2C_MasterTransferHandleIRQ(LPI2C_Type *base, void *lpi2cMasterHandle)`

Reusable routine to handle master interrupts.

---

**Note:** This function does not need to be called unless you are reimplementing the non-blocking API's interrupt handler routines to add special functionality.

---

#### Parameters

- `base` – The LPI2C peripheral base address.
- `lpi2cMasterHandle` – Pointer to the LPI2C master driver handle.

`enum _lpi2c_master_flags`

LPI2C master peripheral flags.

The following status register flags can be cleared:

- `kLPI2C_MasterEndOfPacketFlag`
- `kLPI2C_MasterStopDetectFlag`
- `kLPI2C_MasterNackDetectFlag`
- `kLPI2C_MasterArbitrationLostFlag`
- `kLPI2C_MasterFifoErrFlag`
- `kLPI2C_MasterPinLowTimeoutFlag`
- `kLPI2C_MasterDataMatchFlag`

All flags except `kLPI2C_MasterBusyFlag` and `kLPI2C_MasterBusBusyFlag` can be enabled as interrupts.

---

**Note:** These enums are meant to be OR'd together to form a bit mask.

---

*Values:*

enumerator `kLPI2C_MasterTxReadyFlag`  
 Transmit data flag

enumerator kLPI2C\_MasterRxReadyFlag  
Receive data flag

enumerator kLPI2C\_MasterEndOfPacketFlag  
End Packet flag

enumerator kLPI2C\_MasterStopDetectFlag  
Stop detect flag

enumerator kLPI2C\_MasterNackDetectFlag  
NACK detect flag

enumerator kLPI2C\_MasterArbitrationLostFlag  
Arbitration lost flag

enumerator kLPI2C\_MasterFifoErrFlag  
FIFO error flag

enumerator kLPI2C\_MasterPinLowTimeoutFlag  
Pin low timeout flag

enumerator kLPI2C\_MasterDataMatchFlag  
Data match flag

enumerator kLPI2C\_MasterBusyFlag  
Master busy flag

enumerator kLPI2C\_MasterBusBusyFlag  
Bus busy flag

enumerator kLPI2C\_MasterClearFlags  
All flags which are cleared by the driver upon starting a transfer.

enumerator kLPI2C\_MasterIrqFlags  
IRQ sources enabled by the non-blocking transactional API.

enumerator kLPI2C\_MasterErrorFlags  
Errors to check for.

enum \_lpi2c\_direction  
Direction of master and slave transfers.

*Values:*

enumerator kLPI2C\_Write  
Master transmit.

enumerator kLPI2C\_Read  
Master receive.

enum \_lpi2c\_master\_pin\_config  
LPI2C pin configuration.

*Values:*

enumerator kLPI2C\_2PinOpenDrain  
LPI2C Configured for 2-pin open drain mode

enumerator kLPI2C\_2PinOutputOnly  
LPI2C Configured for 2-pin output only mode (ultra-fast mode)

enumerator kLPI2C\_2PinPushPull  
LPI2C Configured for 2-pin push-pull mode

enumerator kLPI2C\_4PinPushPull

LPI2C Configured for 4-pin push-pull mode

enumerator kLPI2C\_2PinOpenDrainWithSeparateSlave

LPI2C Configured for 2-pin open drain mode with separate LPI2C slave

enumerator kLPI2C\_2PinOutputOnlyWithSeparateSlave

LPI2C Configured for 2-pin output only mode(ultra-fast mode) with separate LPI2C slave

enumerator kLPI2C\_2PinPushPullWithSeparateSlave

LPI2C Configured for 2-pin push-pull mode with separate LPI2C slave

enumerator kLPI2C\_4PinPushPullWithInvertedOutput

LPI2C Configured for 4-pin push-pull mode(inverted outputs)

enum \_lpi2c\_host\_request\_source

LPI2C master host request selection.

*Values:*

enumerator kLPI2C\_HostRequestExternalPin

Select the LPI2C\_HREQ pin as the host request input

enumerator kLPI2C\_HostRequestInputTrigger

Select the input trigger as the host request input

enum \_lpi2c\_host\_request\_polarity

LPI2C master host request pin polarity configuration.

*Values:*

enumerator kLPI2C\_HostRequestPinActiveLow

Configure the LPI2C\_HREQ pin active low

enumerator kLPI2C\_HostRequestPinActiveHigh

Configure the LPI2C\_HREQ pin active high

enum \_lpi2c\_data\_match\_config\_mode

LPI2C master data match configuration modes.

*Values:*

enumerator kLPI2C\_MatchDisabled

LPI2C Match Disabled

enumerator kLPI2C\_1stWordEqualsM0OrM1

LPI2C Match Enabled and 1st data word equals MATCH0 OR MATCH1

enumerator kLPI2C\_AnyWordEqualsM0OrM1

LPI2C Match Enabled and any data word equals MATCH0 OR MATCH1

enumerator kLPI2C\_1stWordEqualsM0And2ndWordEqualsM1

LPI2C Match Enabled and 1st data word equals MATCH0, 2nd data equals MATCH1

enumerator kLPI2C\_AnyWordEqualsM0AndNextWordEqualsM1

LPI2C Match Enabled and any data word equals MATCH0, next data equals MATCH1

enumerator kLPI2C\_1stWordAndM1EqualsM0AndM1

LPI2C Match Enabled and 1st data word and MATCH0 equals MATCH0 and MATCH1

enumerator kLPI2C\_AnyWordAndM1EqualsM0AndM1

LPI2C Match Enabled and any data word and MATCH0 equals MATCH0 and MATCH1

enum `_lpi2c_master_transfer_flags`

Transfer option flags.

---

**Note:** These enumerations are intended to be OR'd together to form a bit mask of options for the `_lpi2c_master_transfer::flags` field.

---

*Values:*

enumerator `kLPI2C_TransferDefaultFlag`

Transfer starts with a start signal, stops with a stop signal.

enumerator `kLPI2C_TransferNoStartFlag`

Don't send a start condition, address, and sub address

enumerator `kLPI2C_TransferRepeatedStartFlag`

Send a repeated start condition

enumerator `kLPI2C_TransferNoStopFlag`

Don't send a stop condition.

typedef enum `_lpi2c_direction` `lpi2c_direction_t`

Direction of master and slave transfers.

typedef enum `_lpi2c_master_pin_config` `lpi2c_master_pin_config_t`

LPI2C pin configuration.

typedef enum `_lpi2c_host_request_source` `lpi2c_host_request_source_t`

LPI2C master host request selection.

typedef enum `_lpi2c_host_request_polarity` `lpi2c_host_request_polarity_t`

LPI2C master host request pin polarity configuration.

typedef struct `_lpi2c_master_config` `lpi2c_master_config_t`

Structure with settings to initialize the LPI2C master module.

This structure holds configuration settings for the LPI2C peripheral. To initialize this structure to reasonable defaults, call the `LPI2C_MasterGetDefaultConfig()` function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

typedef enum `_lpi2c_data_match_config_mode` `lpi2c_data_match_config_mode_t`

LPI2C master data match configuration modes.

typedef struct `_lpi2c_match_config` `lpi2c_data_match_config_t`

LPI2C master data match configuration structure.

typedef struct `_lpi2c_master_transfer` `lpi2c_master_transfer_t`

LPI2C master descriptor of the transfer.

typedef struct `_lpi2c_master_handle` `lpi2c_master_handle_t`

LPI2C master handle of the transfer.

typedef void (`*lpi2c_master_transfer_callback_t`)(`LPI2C_Type *base`, `lpi2c_master_handle_t *handle`, `status_t completionStatus`, void `*userData`)

Master completion callback function pointer type.

This callback is used only for the non-blocking master transfer API. Specify the callback you wish to use in the call to `LPI2C_MasterTransferCreateHandle()`.

**Param base**

The LPI2C peripheral base address.

**Param handle**

Pointer to the LPI2C master driver handle.

**Param completionStatus**

Either `kStatus_Success` or an error code describing how the transfer completed.

**Param userData**

Arbitrary pointer-sized value passed from the application.

```
typedef void (*lpi2c_master_isr_t)(LPI2C_Type *base, void *handle)
```

Typedef for master interrupt handler, used internally for LPI2C master interrupt and EDMA transactional APIs.

```
struct _lpi2c_master_config
```

*#include <fsl\_lpi2c.h>* Structure with settings to initialize the LPI2C master module.

This structure holds configuration settings for the LPI2C peripheral. To initialize this structure to reasonable defaults, call the `LPI2C_MasterGetDefaultConfig()` function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

**Public Members**

```
bool enableMaster
```

Whether to enable master mode.

```
bool enableDoze
```

Whether master is enabled in doze mode.

```
bool debugEnable
```

Enable transfers to continue when halted in debug mode.

```
bool ignoreAck
```

Whether to ignore ACK/NACK.

```
lpi2c_master_pin_config_t pinConfig
```

The pin configuration option.

```
uint32_t baudRate_Hz
```

Desired baud rate in Hertz.

```
uint32_t busIdleTimeout_ns
```

Bus idle timeout in nanoseconds. Set to 0 to disable.

```
uint32_t pinLowTimeout_ns
```

Pin low timeout in nanoseconds. Set to 0 to disable.

```
uint8_t sdaGlitchFilterWidth_ns
```

Width in nanoseconds of glitch filter on SDA pin. Set to 0 to disable.

```
uint8_t sclGlitchFilterWidth_ns
```

Width in nanoseconds of glitch filter on SCL pin. Set to 0 to disable.

```
struct _lpi2c_master_config hostRequest
```

Host request options.

```
struct _lpi2c_match_config
```

*#include <fsl\_lpi2c.h>* LPI2C master data match configuration structure.

### Public Members

*lpi2c\_data\_match\_config\_mode\_t* matchMode

Data match configuration setting.

bool rxDataMatchOnly

When set to true, received data is ignored until a successful match.

uint32\_t match0

Match value 0.

uint32\_t match1

Match value 1.

struct *\_lpi2c\_master\_transfer*

*#include <fsl\_lpi2c.h>* Non-blocking transfer descriptor structure.

This structure is used to pass transaction parameters to the LPI2C\_MasterTransferNonBlocking() API.

### Public Members

uint32\_t flags

Bit mask of options for the transfer. See enumeration *\_lpi2c\_master\_transfer\_flags* for available options. Set to 0 or *kLPI2C\_TransferDefaultFlag* for normal transfers.

uint16\_t slaveAddress

The 7-bit slave address.

*lpi2c\_direction\_t* direction

Either *kLPI2C\_Read* or *kLPI2C\_Write*.

uint32\_t subaddress

Sub address. Transferred MSB first.

size\_t subaddressSize

Length of sub address to send in bytes. Maximum size is 4 bytes.

void \*data

Pointer to data to transfer.

size\_t dataSize

Number of bytes to transfer.

struct *\_lpi2c\_master\_handle*

*#include <fsl\_lpi2c.h>* Driver handle for master non-blocking APIs.

---

**Note:** The contents of this structure are private and subject to change.

---

### Public Members

uint8\_t state

Transfer state machine current state.

uint16\_t remainingBytes

Remaining byte count in current state.

uint8\_t \*buf

Buffer pointer for current state.

uint16\_t commandBuffer[6]

LPI2C command sequence. When all 6 command words are used: Start&addr&write[1 word] + subaddr[4 words] + restart&addr&read[1 word]

*lpi2c\_master\_transfer\_t* transfer

Copy of the current transfer info.

*lpi2c\_master\_transfer\_callback\_t* completionCallback

Callback function pointer.

void \*userData

Application data passed to callback.

struct hostRequest

### Public Members

bool enable

Enable host request.

*lpi2c\_host\_request\_source\_t* source

Host request source.

*lpi2c\_host\_request\_polarity\_t* polarity

Host request pin polarity.

## 2.33 LPI2C Master DMA Driver

```
void LPI2C_MasterCreateEDMAHandle(LPI2C_Type *base, lpi2c_master_edma_handle_t *handle,
                                  edma_handle_t *rxDmaHandle, edma_handle_t
                                  *txDmaHandle, lpi2c_master_edma_transfer_callback_t
                                  callback, void *userData)
```

Create a new handle for the LPI2C master DMA APIs.

The creation of a handle is for use with the DMA APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the LPI2C\_MasterTransferAbortEDMA() API shall be called.

For devices where the LPI2C send and receive DMA requests are OR'd together, the *txDmaHandle* parameter is ignored and may be set to NULL.

### Parameters

- base – The LPI2C peripheral base address.
- handle – **[out]** Pointer to the LPI2C master driver handle.
- rxDmaHandle – Handle for the eDMA receive channel. Created by the user prior to calling this function.
- txDmaHandle – Handle for the eDMA transmit channel. Created by the user prior to calling this function.
- callback – User provided pointer to the asynchronous callback function.
- userData – User provided pointer to the application callback data.

```
status_t LPI2C_MasterTransferEDMA(LPI2C_Type *base, lpi2c_master_edma_handle_t *handle,  
                                  lpi2c_master_transfer_t *transfer)
```

Performs a non-blocking DMA-based transaction on the I2C bus.

The callback specified when the *handle* was created is invoked when the transaction has completed.

#### Parameters

- *base* – The LPI2C peripheral base address.
- *handle* – Pointer to the LPI2C master driver handle.
- *transfer* – The pointer to the transfer descriptor.

#### Return values

- `kStatus_Success` – The transaction was started successfully.
- `kStatus_LPI2C_Busy` – Either another master is currently utilizing the bus, or another DMA transaction is already in progress.

```
status_t LPI2C_MasterTransferGetCountEDMA(LPI2C_Type *base, lpi2c_master_edma_handle_t  
                                           *handle, size_t *count)
```

Returns number of bytes transferred so far.

#### Parameters

- *base* – The LPI2C peripheral base address.
- *handle* – Pointer to the LPI2C master driver handle.
- *count* – **[out]** Number of bytes transferred so far by the non-blocking transaction.

#### Return values

- `kStatus_Success` –
- `kStatus_NoTransferInProgress` – There is not a DMA transaction currently in progress.

```
status_t LPI2C_MasterTransferAbortEDMA(LPI2C_Type *base, lpi2c_master_edma_handle_t  
                                        *handle)
```

Terminates a non-blocking LPI2C master transmission early.

---

**Note:** It is not safe to call this function from an IRQ handler that has a higher priority than the eDMA peripheral's IRQ priority.

---

#### Parameters

- *base* – The LPI2C peripheral base address.
- *handle* – Pointer to the LPI2C master driver handle.

#### Return values

- `kStatus_Success` – A transaction was successfully aborted.
- `kStatus_LPI2C_Idle` – There is not a DMA transaction currently in progress.

```
typedef struct lpi2c_master_edma_handle lpi2c_master_edma_handle_t  
LPI2C master EDMA handle of the transfer.
```

```
typedef void (*lpi2c_master_edma_transfer_callback_t)(LPI2C_Type *base,
lpi2c_master_edma_handle_t *handle, status_t completionStatus, void *userData)
```

Master DMA completion callback function pointer type.

This callback is used only for the non-blocking master transfer API. Specify the callback you wish to use in the call to LPI2C\_MasterCreateEDMAHandle().

**Param base**

The LPI2C peripheral base address.

**Param handle**

Handle associated with the completed transfer.

**Param completionStatus**

Either kStatus\_Success or an error code describing how the transfer completed.

**Param userData**

Arbitrary pointer-sized value passed from the application.

```
struct _lpi2c_master_edma_handle
#include <fsl_lpi2c_edma.h> Driver handle for master DMA APIs.
```

---

**Note:** The contents of this structure are private and subject to change.

---

**Public Members**

LPI2C\_Type \*base

LPI2C base pointer.

bool isBusy

Transfer state machine current state.

uint8\_t nbytes

eDMA minor byte transfer count initially configured.

uint16\_t commandBuffer[20]

LPI2C command sequence. When all 10 command words are used: Start&addr&write[1 word] + subaddr[4 words] + restart&addr&read[1 word] + receive&Size[4 words]

*lpi2c\_master\_transfer\_t* transfer

Copy of the current transfer info.

*lpi2c\_master\_edma\_transfer\_callback\_t* completionCallback

Callback function pointer.

void \*userData

Application data passed to callback.

*edma\_handle\_t* \*rx

Handle for receive DMA channel.

*edma\_handle\_t* \*tx

Handle for transmit DMA channel.

*edma\_tcd\_t* tcds[3]

Software TCD. Three are allocated to provide enough room to align to 32-bytes.

## 2.34 LPI2C Slave Driver

`void LPI2C_SlaveGetDefaultConfig(lpi2c_slave_config_t *slaveConfig)`

Provides a default configuration for the LPI2C slave peripheral.

This function provides the following default configuration for the LPI2C slave peripheral:

```
slaveConfig->enableSlave           = true;
slaveConfig->address0              = 0U;
slaveConfig->address1              = 0U;
slaveConfig->addressMatchMode      = kLPI2C_MatchAddress0;
slaveConfig->filterDozeEnable      = true;
slaveConfig->filterEnable          = true;
slaveConfig->enableGeneralCall     = false;
slaveConfig->sciStall.enableAck    = false;
slaveConfig->sciStall.enableTx     = true;
slaveConfig->sciStall.enableRx     = true;
slaveConfig->sciStall.enableAddress = true;
slaveConfig->ignoreAck             = false;
slaveConfig->enableReceivedAddressRead = false;
slaveConfig->sdaGlitchFilterWidth_ns = 0;
slaveConfig->sciGlitchFilterWidth_ns = 0;
slaveConfig->dataValidDelay_ns     = 0;
slaveConfig->clockHoldTime_ns     = 0;
```

After calling this function, override any settings to customize the configuration, prior to initializing the master driver with `LPI2C_SlaveInit()`. Be sure to override at least the *address0* member of the configuration structure with the desired slave address.

### Parameters

- *slaveConfig* – **[out]** User provided configuration structure that is set to default values. Refer to `lpi2c_slave_config_t`.

`void LPI2C_SlaveInit(LPI2C_Type *base, const lpi2c_slave_config_t *slaveConfig, uint32_t sourceClock_Hz)`

Initializes the LPI2C slave peripheral.

This function enables the peripheral clock and initializes the LPI2C slave peripheral as described by the user provided configuration.

### Parameters

- *base* – The LPI2C peripheral base address.
- *slaveConfig* – User provided peripheral configuration. Use `LPI2C_SlaveGetDefaultConfig()` to get a set of defaults that you can override.
- *sourceClock\_Hz* – Frequency in Hertz of the LPI2C functional clock. Used to calculate the filter widths, data valid delay, and clock hold time.

`void LPI2C_SlaveDeinit(LPI2C_Type *base)`

Deinitializes the LPI2C slave peripheral.

This function disables the LPI2C slave peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

### Parameters

- *base* – The LPI2C peripheral base address.

`static inline void LPI2C_SlaveReset(LPI2C_Type *base)`

Performs a software reset of the LPI2C slave peripheral.

### Parameters

- base – The LPI2C peripheral base address.

```
static inline void LPI2C_SlaveEnable(LPI2C_Type *base, bool enable)
```

Enables or disables the LPI2C module as slave.

#### Parameters

- base – The LPI2C peripheral base address.
- enable – Pass true to enable or false to disable the specified LPI2C as slave.

```
static inline uint32_t LPI2C_SlaveGetStatusFlags(LPI2C_Type *base)
```

Gets the LPI2C slave status flags.

A bit mask with the state of all LPI2C slave status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

#### See also:

`_lpi2c_slave_flags`

#### Parameters

- base – The LPI2C peripheral base address.

#### Returns

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

```
static inline void LPI2C_SlaveClearStatusFlags(LPI2C_Type *base, uint32_t statusMask)
```

Clears the LPI2C status flag state.

The following status register flags can be cleared:

- `kLPI2C_SlaveRepeatedStartDetectFlag`
- `kLPI2C_SlaveStopDetectFlag`
- `kLPI2C_SlaveBitErrFlag`
- `kLPI2C_SlaveFifoErrFlag`

Attempts to clear other flags has no effect.

#### See also:

`_lpi2c_slave_flags`.

#### Parameters

- base – The LPI2C peripheral base address.
- statusMask – A bitmask of status flags that are to be cleared. The mask is composed of `_lpi2c_slave_flags` enumerators OR'd together. You may pass the result of a previous call to `LPI2C_SlaveGetStatusFlags()`.

```
static inline void LPI2C_SlaveEnableInterrupts(LPI2C_Type *base, uint32_t interruptMask)
```

Enables the LPI2C slave interrupt requests.

All flags except `kLPI2C_SlaveBusyFlag` and `kLPI2C_SlaveBusBusyFlag` can be enabled as interrupts.

#### Parameters

- base – The LPI2C peripheral base address.

- `interruptMask` – Bit mask of interrupts to enable. See `_lpi2c_slave_flags` for the set of constants that should be OR'd together to form the bit mask.

```
static inline void LPI2C_SlaveDisableInterrupts(LPI2C_Type *base, uint32_t interruptMask)
```

Disables the LPI2C slave interrupt requests.

All flags except `kLPI2C_SlaveBusyFlag` and `kLPI2C_SlaveBusBusyFlag` can be enabled as interrupts.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `interruptMask` – Bit mask of interrupts to disable. See `_lpi2c_slave_flags` for the set of constants that should be OR'd together to form the bit mask.

```
static inline uint32_t LPI2C_SlaveGetEnabledInterrupts(LPI2C_Type *base)
```

Returns the set of currently enabled LPI2C slave interrupt requests.

#### Parameters

- `base` – The LPI2C peripheral base address.

#### Returns

A bitmask composed of `_lpi2c_slave_flags` enumerators OR'd together to indicate the set of enabled interrupts.

```
static inline void LPI2C_SlaveEnableDMA(LPI2C_Type *base, bool enableAddressValid, bool enableRx, bool enableTx)
```

Enables or disables the LPI2C slave peripheral DMA requests.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `enableAddressValid` – Enable flag for the address valid DMA request. Pass true for enable, false for disable. The address valid DMA request is shared with the receive data DMA request.
- `enableRx` – Enable flag for the receive data DMA request. Pass true for enable, false for disable.
- `enableTx` – Enable flag for the transmit data DMA request. Pass true for enable, false for disable.

```
static inline bool LPI2C_SlaveGetBusIdleState(LPI2C_Type *base)
```

Returns whether the bus is idle.

Requires the slave mode to be enabled.

#### Parameters

- `base` – The LPI2C peripheral base address.

#### Return values

- `true` – Bus is busy.
- `false` – Bus is idle.

```
static inline void LPI2C_SlaveTransmitAck(LPI2C_Type *base, bool ackOrNack)
```

Transmits either an ACK or NAK on the I2C bus in response to a byte from the master.

Use this function to send an ACK or NAK when the `kLPI2C_SlaveTransmitAckFlag` is asserted. This only happens if you enable the `sclStall.enableAck` field of the `lpi2c_slave_config_t` configuration structure used to initialize the slave peripheral.

#### Parameters

- `base` – The LPI2C peripheral base address.

- `ackOrNack` – Pass true for an ACK or false for a NAK.

```
static inline void LPI2C_SlaveEnableAckStall(LPI2C_Type *base, bool enable)
```

Enables or disables ACKSTALL.

When enables ACKSTALL, software can transmit either an ACK or NAK on the I2C bus in response to a byte from the master.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `enable` – True will enable ACKSTALL, false will disable ACKSTALL.

```
static inline uint32_t LPI2C_SlaveGetReceivedAddress(LPI2C_Type *base)
```

Returns the slave address sent by the I2C master.

This function should only be called if the `kLPI2C_SlaveAddressValidFlag` is asserted.

#### Parameters

- `base` – The LPI2C peripheral base address.

#### Returns

The 8-bit address matched by the LPI2C slave. Bit 0 contains the R/w direction bit, and the 7-bit slave address is in the upper 7 bits.

```
status_t LPI2C_SlaveSend(LPI2C_Type *base, void *txBuff, size_t txSize, size_t *actualTxSize)
```

Performs a polling send transfer on the I2C bus.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `txBuff` – The pointer to the data to be transferred.
- `txSize` – The length in bytes of the data to be transferred.
- `actualTxSize` – **[out]**

#### Returns

Error or success status returned by API.

```
status_t LPI2C_SlaveReceive(LPI2C_Type *base, void *rxBuff, size_t rxSize, size_t *actualRxSize)
```

Performs a polling receive transfer on the I2C bus.

#### Parameters

- `base` – The LPI2C peripheral base address.
- `rxBuff` – The pointer to the data to be transferred.
- `rxSize` – The length in bytes of the data to be transferred.
- `actualRxSize` – **[out]**

#### Returns

Error or success status returned by API.

```
void LPI2C_SlaveTransferCreateHandle(LPI2C_Type *base, lpi2c_slave_handle_t *handle,  
                                   lpi2c_slave_transfer_callback_t callback, void *userData)
```

Creates a new handle for the LPI2C slave non-blocking APIs.

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the `LPI2C_SlaveTransferAbort()` API shall be called.

**Note:** The function also enables the NVIC IRQ for the input LPI2C. Need to notice that on some SoCs the LPI2C IRQ is connected to INTMUX, in this case user needs to enable the associated INTMUX IRQ in application.

---

### Parameters

- `base` – The LPI2C peripheral base address.
- `handle` – **[out]** Pointer to the LPI2C slave driver handle.
- `callback` – User provided pointer to the asynchronous callback function.
- `userData` – User provided pointer to the application callback data.

```
status_t LPI2C_SlaveTransferNonBlocking(LPI2C_Type *base, lpi2c_slave_handle_t *handle,  
                                       uint32_t eventMask)
```

Starts accepting slave transfers.

Call this API after calling `I2C_SlaveInit()` and `LPI2C_SlaveTransferCreateHandle()` to start processing transactions driven by an I2C master. The slave monitors the I2C bus and pass events to the callback that was passed into the call to `LPI2C_SlaveTransferCreateHandle()`. The callback is always invoked from the interrupt context.

The set of events received by the callback is customizable. To do so, set the `eventMask` parameter to the OR'd combination of `lpi2c_slave_transfer_event_t` enumerators for the events you wish to receive. The `kLPI2C_SlaveTransmitEvent` and `kLPI2C_SlaveReceiveEvent` events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the `kLPI2C_SlaveAllEvents` constant is provided as a convenient way to enable all events.

### Parameters

- `base` – The LPI2C peripheral base address.
- `handle` – Pointer to `lpi2c_slave_handle_t` structure which stores the transfer state.
- `eventMask` – Bit mask formed by OR'ing together `lpi2c_slave_transfer_event_t` enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and `kLPI2C_SlaveAllEvents` to enable all events.

### Return values

- `kStatus_Success` – Slave transfers were successfully started.
- `kStatus_LPI2C_Busy` – Slave transfers have already been started on this handle.

```
status_t LPI2C_SlaveTransferGetCount(LPI2C_Type *base, lpi2c_slave_handle_t *handle, size_t  
                                     *count)
```

Gets the slave transfer status during a non-blocking transfer.

### Parameters

- `base` – The LPI2C peripheral base address.
- `handle` – Pointer to `i2c_slave_handle_t` structure.
- `count` – **[out]** Pointer to a value to hold the number of bytes transferred. May be NULL if the count is not required.

### Return values

- kStatus\_Success –
- kStatus\_NoTransferInProgress –

void LPI2C\_SlaveTransferAbort(LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle)

Aborts the slave non-blocking transfers.

---

**Note:** This API could be called at any time to stop slave for handling the bus events.

---

#### Parameters

- base – The LPI2C peripheral base address.
- handle – Pointer to lpi2c\_slave\_handle\_t structure which stores the transfer state.

void LPI2C\_SlaveTransferHandleIRQ(LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle)

Reusable routine to handle slave interrupts.

---

**Note:** This function does not need to be called unless you are reimplementing the non blocking API's interrupt handler routines to add special functionality.

---

#### Parameters

- base – The LPI2C peripheral base address.
- handle – Pointer to lpi2c\_slave\_handle\_t structure which stores the transfer state.

enum \_lpi2c\_slave\_flags

LPI2C slave peripheral flags.

The following status register flags can be cleared:

- kLPI2C\_SlaveRepeatedStartDetectFlag
- kLPI2C\_SlaveStopDetectFlag
- kLPI2C\_SlaveBitErrFlag
- kLPI2C\_SlaveFifoErrFlag

All flags except kLPI2C\_SlaveBusyFlag and kLPI2C\_SlaveBusBusyFlag can be enabled as interrupts.

---

**Note:** These enumerations are meant to be OR'd together to form a bit mask.

---

*Values:*

enumerator kLPI2C\_SlaveTxReadyFlag

Transmit data flag

enumerator kLPI2C\_SlaveRxReadyFlag

Receive data flag

enumerator kLPI2C\_SlaveAddressValidFlag

Address valid flag

enumerator kLPI2C\_SlaveTransmitAckFlag

Transmit ACK flag

enumerator kLPI2C\_SlaveRepeatedStartDetectFlag

Repeated start detect flag

enumerator kLPI2C\_SlaveStopDetectFlag

Stop detect flag

enumerator kLPI2C\_SlaveBitErrFlag

Bit error flag

enumerator kLPI2C\_SlaveFifoErrFlag

FIFO error flag

enumerator kLPI2C\_SlaveAddressMatch0Flag

Address match 0 flag

enumerator kLPI2C\_SlaveAddressMatch1Flag

Address match 1 flag

enumerator kLPI2C\_SlaveGeneralCallFlag

General call flag

enumerator kLPI2C\_SlaveBusyFlag

Master busy flag

enumerator kLPI2C\_SlaveBusBusyFlag

Bus busy flag

enumerator kLPI2C\_SlaveClearFlags

All flags which are cleared by the driver upon starting a transfer.

enumerator kLPI2C\_SlaveIrqFlags

IRQ sources enabled by the non-blocking transactional API.

enumerator kLPI2C\_SlaveErrorFlags

Errors to check for.

enum \_lpi2c\_slave\_address\_match

LPI2C slave address match options.

*Values:*

enumerator kLPI2C\_MatchAddress0

Match only address 0.

enumerator kLPI2C\_MatchAddress0OrAddress1

Match either address 0 or address 1.

enumerator kLPI2C\_MatchAddress0ThroughAddress1

Match a range of slave addresses from address 0 through address 1.

enum \_lpi2c\_slave\_transfer\_event

Set of events sent to the callback for non blocking slave transfers.

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to `LPI2C_SlaveTransferNonBlocking()` in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

---

**Note:** These enumerations are meant to be OR'd together to form a bit mask of events.

---

*Values:*

enumerator kLPI2C\_SlaveAddressMatchEvent

Received the slave address after a start or repeated start.

enumerator kLPI2C\_SlaveTransmitEvent

Callback is requested to provide data to transmit (slave-transmitter role).

enumerator kLPI2C\_SlaveReceiveEvent

Callback is requested to provide a buffer in which to place received data (slave-receiver role).

enumerator kLPI2C\_SlaveTransmitAckEvent

Callback needs to either transmit an ACK or NACK.

enumerator kLPI2C\_SlaveRepeatedStartEvent

A repeated start was detected.

enumerator kLPI2C\_SlaveCompletionEvent

A stop was detected, completing the transfer.

enumerator kLPI2C\_SlaveAllEvents

Bit mask of all available events.

typedef enum *\_lpi2c\_slave\_address\_match* lpi2c\_slave\_address\_match\_t

LPI2C slave address match options.

typedef struct *\_lpi2c\_slave\_config* lpi2c\_slave\_config\_t

Structure with settings to initialize the LPI2C slave module.

This structure holds configuration settings for the LPI2C slave peripheral. To initialize this structure to reasonable defaults, call the `LPI2C_SlaveGetDefaultConfig()` function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

typedef enum *\_lpi2c\_slave\_transfer\_event* lpi2c\_slave\_transfer\_event\_t

Set of events sent to the callback for non blocking slave transfers.

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to `LPI2C_SlaveTransferNonBlocking()` in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

---

**Note:** These enumerations are meant to be OR'd together to form a bit mask of events.

---

typedef struct *\_lpi2c\_slave\_transfer* lpi2c\_slave\_transfer\_t

LPI2C slave transfer structure.

typedef struct *\_lpi2c\_slave\_handle* lpi2c\_slave\_handle\_t

LPI2C slave handle structure.

typedef void (\*lpi2c\_slave\_transfer\_callback\_t)(LPI2C\_Type \*base, lpi2c\_slave\_transfer\_t \*transfer, void \*userData)

Slave event callback function pointer type.

This callback is used only for the slave non-blocking transfer API. To install a callback, use the `LPI2C_SlaveSetCallback()` function after you have created a handle.

**Param base**

Base address for the LPI2C instance on which the event occurred.

**Param transfer**

Pointer to transfer descriptor containing values passed to and/or from the callback.

**Param userData**

Arbitrary pointer-sized value passed from the application.

**struct** `_lpi2c_slave_config`

*#include* `<fsl_lpi2c.h>` Structure with settings to initialize the LPI2C slave module.

This structure holds configuration settings for the LPI2C slave peripheral. To initialize this structure to reasonable defaults, call the `LPI2C_SlaveGetDefaultConfig()` function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

**Public Members**

**bool** `enableSlave`

Enable slave mode.

**uint8\_t** `address0`

Slave's 7-bit address.

**uint8\_t** `address1`

Alternate slave 7-bit address.

*lpi2c\_slave\_address\_match\_t* `addressMatchMode`

Address matching options.

**bool** `filterDozeEnable`

Enable digital glitch filter in doze mode.

**bool** `filterEnable`

Enable digital glitch filter.

**bool** `enableGeneralCall`

Enable general call address matching.

**struct** *\_lpi2c\_slave\_config* `sclStall`

SCL stall enable options.

**bool** `ignoreAck`

Continue transfers after a NACK is detected.

**bool** `enableReceivedAddressRead`

Enable reading the address received address as the first byte of data.

**uint32\_t** `sdaGlitchFilterWidth_ns`

Width in nanoseconds of the digital filter on the SDA signal. Set to 0 to disable.

**uint32\_t** `sclGlitchFilterWidth_ns`

Width in nanoseconds of the digital filter on the SCL signal. Set to 0 to disable.

**uint32\_t** `dataValidDelay_ns`

Width in nanoseconds of the data valid delay.

**uint32\_t** `clockHoldTime_ns`

Width in nanoseconds of the clock hold time.

**struct** `_lpi2c_slave_transfer`

*#include* `<fsl_lpi2c.h>` LPI2C slave transfer structure.

**Public Members**

*lpi2c\_slave\_transfer\_event\_t* event

Reason the callback is being invoked.

uint8\_t receivedAddress

Matching address send by master.

uint8\_t \*data

Transfer buffer

size\_t dataSize

Transfer size

*status\_t* completionStatus

Success or error code describing how the transfer completed. Only applies for kLPI2C\_SlaveCompletionEvent.

size\_t transferredCount

Number of bytes actually transferred since start or last repeated start.

struct *\_lpi2c\_slave\_handle*

*#include <fsl\_lpi2c.h>* LPI2C slave handle structure.

---

**Note:** The contents of this structure are private and subject to change.

---

**Public Members**

*lpi2c\_slave\_transfer\_t* transfer

LPI2C slave transfer copy.

bool isBusy

Whether transfer is busy.

bool wasTransmit

Whether the last transfer was a transmit.

uint32\_t eventMask

Mask of enabled events.

uint32\_t transferredCount

Count of bytes transferred.

*lpi2c\_slave\_transfer\_callback\_t* callback

Callback function called at transfer event.

void \*userData

Callback parameter passed to callback.

struct sclStall

**Public Members**

bool enableAck

Enables SCL clock stretching during slave-transmit address byte(s) and slave-receiver address and data byte(s) to allow software to write the Transmit ACK Register before the ACK or NACK is transmitted. Clock stretching occurs when transmitting the 9th bit. When enableAckSCLStall is enabled, there is no need to set either enableRxDataSCLStall or enableAddressSCLStall.

bool enableTx

Enables SCL clock stretching when the transmit data flag is set during a slave-transmit transfer.

bool enableRx

Enables SCL clock stretching when receive data flag is set during a slave-receive transfer.

bool enableAddress

Enables SCL clock stretching when the address valid flag is asserted.

## 2.35 LPSPI: Low Power Serial Peripheral Interface

### 2.36 LPSPI Peripheral driver

```
void LPSPI_MasterInit(LPSPI_Type *base, const lpspi_master_config_t *masterConfig, uint32_t srcClock_Hz)
```

Initializes the LPSPI master.

#### Parameters

- base – LPSPI peripheral address.
- masterConfig – Pointer to structure *lpspi\_master\_config\_t*.
- srcClock\_Hz – Module source input clock in Hertz

```
void LPSPI_MasterGetDefaultConfig(lpspi_master_config_t *masterConfig)
```

Sets the *lpspi\_master\_config\_t* structure to default values.

This API initializes the configuration structure for LPSPI\_MasterInit(). The initialized structure can remain unchanged in LPSPI\_MasterInit(), or can be modified before calling the LPSPI\_MasterInit(). Example:

```
lpspi_master_config_t masterConfig;  
LPSPI_MasterGetDefaultConfig(&masterConfig);
```

#### Parameters

- masterConfig – pointer to *lpspi\_master\_config\_t* structure

```
void LPSPI_SlaveInit(LPSPI_Type *base, const lpspi_slave_config_t *slaveConfig)
```

LPSPI slave configuration.

#### Parameters

- base – LPSPI peripheral address.
- slaveConfig – Pointer to a structure *lpspi\_slave\_config\_t*.

```
void LPSPI_SlaveGetDefaultConfig(lpspi_slave_config_t *slaveConfig)
```

Sets the *lpspi\_slave\_config\_t* structure to default values.

This API initializes the configuration structure for LPSPI\_SlaveInit(). The initialized structure can remain unchanged in LPSPI\_SlaveInit() or can be modified before calling the LPSPI\_SlaveInit(). Example:

```
lpspi_slave_config_t slaveConfig;  
LPSPI_SlaveGetDefaultConfig(&slaveConfig);
```

#### Parameters

- slaveConfig – pointer to lpspi\_slave\_config\_t structure.

void LPSPI\_Deinit(LPSPI\_Type \*base)

De-initializes the LPSPI peripheral. Call this API to disable the LPSPI clock.

#### Parameters

- base – LPSPI peripheral address.

void LPSPI\_Reset(LPSPI\_Type \*base)

Restores the LPSPI peripheral to reset state. Note that this function sets all registers to reset state. As a result, the LPSPI module can't work after calling this API.

#### Parameters

- base – LPSPI peripheral address.

uint32\_t LPSPI\_GetInstance(LPSPI\_Type \*base)

Get the LPSPI instance from peripheral base address.

#### Parameters

- base – LPSPI peripheral base address.

#### Returns

LPSPI instance.

static inline void LPSPI\_Enable(LPSPI\_Type \*base, bool enable)

Enables the LPSPI peripheral and sets the MCR MDIS to 0.

#### Parameters

- base – LPSPI peripheral address.
- enable – Pass true to enable module, false to disable module.

static inline uint32\_t LPSPI\_GetStatusFlags(LPSPI\_Type \*base)

Gets the LPSPI status flag state.

#### Parameters

- base – LPSPI peripheral address.

#### Returns

The LPSPI status(in SR register).

static inline uint8\_t LPSPI\_GetTxFifoSize(LPSPI\_Type \*base)

Gets the LPSPI Tx FIFO size.

#### Parameters

- base – LPSPI peripheral address.

#### Returns

The LPSPI Tx FIFO size.

static inline uint8\_t LPSPI\_GetRxFifoSize(LPSPI\_Type \*base)

Gets the LPSPI Rx FIFO size.

#### Parameters

- base – LPSPI peripheral address.

#### Returns

The LPSPI Rx FIFO size.

static inline uint32\_t LPSPI\_GetTxFifoCount(LPSPI\_Type \*base)

Gets the LPSPI Tx FIFO count.

#### Parameters

- base – LPSPI peripheral address.

**Returns**

The number of words in the transmit FIFO.

```
static inline uint32_t LPSPI_GetRxFifoCount(LPSPI_Type *base)
```

Gets the LPSPI Rx FIFO count.

**Parameters**

- base – LPSPI peripheral address.

**Returns**

The number of words in the receive FIFO.

```
static inline void LPSPI_ClearStatusFlags(LPSPI_Type *base, uint32_t statusFlags)
```

Clears the LPSPI status flag.

This function clears the desired status bit by using a write-1-to-clear. The user passes in the base and the desired status flag bit to clear. The list of status flags is defined in the `_lpspi_flags`. Example usage:

```
LPSPI_ClearStatusFlags(base, kLPSPI_TxDataRequestFlag|kLPSPI_RxDataReadyFlag);
```

**Parameters**

- base – LPSPI peripheral address.
- statusFlags – The status flag used from type `_lpspi_flags`.

```
static inline uint32_t LPSPI_GetTcr(LPSPI_Type *base)
```

```
static inline void LPSPI_EnableInterrupts(LPSPI_Type *base, uint32_t mask)
```

Enables the LPSPI interrupts.

This function configures the various interrupt masks of the LPSPI. The parameters are base and an interrupt mask. Note that, for Tx fill and Rx FIFO drain requests, enabling the interrupt request disables the DMA request.

```
LPSPI_EnableInterrupts(base, kLPSPI_TxInterruptEnable | kLPSPI_RxInterruptEnable );
```

**Parameters**

- base – LPSPI peripheral address.
- mask – The interrupt mask; Use the enum `_lpspi_interrupt_enable`.

```
static inline void LPSPI_DisableInterrupts(LPSPI_Type *base, uint32_t mask)
```

Disables the LPSPI interrupts.

```
LPSPI_DisableInterrupts(base, kLPSPI_TxInterruptEnable | kLPSPI_RxInterruptEnable );
```

**Parameters**

- base – LPSPI peripheral address.
- mask – The interrupt mask; Use the enum `_lpspi_interrupt_enable`.

```
static inline void LPSPI_EnableDMA(LPSPI_Type *base, uint32_t mask)
```

Enables the LPSPI DMA request.

This function configures the Rx and Tx DMA mask of the LPSPI. The parameters are base and a DMA mask.

```
LPSPI_EnableDMA(base, kLPSPI_TxDmaEnable | kLPSPI_RxDmaEnable);
```

**Parameters**

- base – LPSPI peripheral address.
- mask – The interrupt mask; Use the enum `_lpspi_dma_enable`.

```
static inline void LPSPI_DisableDMA(LPSPI_Type *base, uint32_t mask)
```

Disables the LPSPI DMA request.

This function configures the Rx and Tx DMA mask of the LPSPI. The parameters are base and a DMA mask.

```
SPI_DisableDMA(base, kLPSPI_TxDmaEnable | kLPSPI_RxDmaEnable);
```

**Parameters**

- base – LPSPI peripheral address.
- mask – The interrupt mask; Use the enum `_lpspi_dma_enable`.

```
static inline uint32_t LPSPI_GetTxRegisterAddress(LPSPI_Type *base)
```

Gets the LPSPI Transmit Data Register address for a DMA operation.

This function gets the LPSPI Transmit Data Register address because this value is needed for the DMA operation. This function can be used for either master or slave mode.

**Parameters**

- base – LPSPI peripheral address.

**Returns**

The LPSPI Transmit Data Register address.

```
static inline uint32_t LPSPI_GetRxRegisterAddress(LPSPI_Type *base)
```

Gets the LPSPI Receive Data Register address for a DMA operation.

This function gets the LPSPI Receive Data Register address because this value is needed for the DMA operation. This function can be used for either master or slave mode.

**Parameters**

- base – LPSPI peripheral address.

**Returns**

The LPSPI Receive Data Register address.

```
bool LPSPI_CheckTransferArgument(LPSPI_Type *base, lpspi_transfer_t *transfer, bool isEdma)
```

Check the argument for transfer .

**Parameters**

- base – LPSPI peripheral address.
- transfer – the transfer struct to be used.
- isEdma – True to check for EDMA transfer, false to check interrupt non-blocking transfer

**Returns**

Return true for right and false for wrong.

```
static inline void LPSPI_SetMasterSlaveMode(LPSPI_Type *base, lpspi_master_slave_mode_t mode)
```

Configures the LPSPI for either master or slave.

Note that the CFGR1 should only be written when the LPSPI is disabled (LPSPIx\_CR\_MEN = 0).

**Parameters**

- `base` – LPSPI peripheral address.
- `mode` – Mode setting (master or slave) of type `lpspi_master_slave_mode_t`.

static inline void LPSPI\_SelectTransferPCS(LPSPI\_Type \*base, *lpspi\_which\_pcs\_t* select)

Configures the peripheral chip select used for the transfer.

#### Parameters

- `base` – LPSPI peripheral address.
- `select` – LPSPI Peripheral Chip Select (PCS) configuration.

static inline void LPSPI\_SetPCSContinuous(LPSPI\_Type \*base, bool IsContinuous)

Set the PCS signal to continuous or uncontinuous mode.

---

**Note:** In master mode, continuous transfer will keep the PCS asserted at the end of the frame size, until a command word is received that starts a new frame. So PCS must be set back to uncontinuous when transfer finishes. In slave mode, when continuous transfer is enabled, the LPSPI will only transmit the first frame size bits, after that the LPSPI will transmit received data back (assuming a 32-bit shift register).

---

#### Parameters

- `base` – LPSPI peripheral address.
- `IsContinuous` – True to set the transfer PCS to continuous mode, false to set to uncontinuous mode.

static inline bool LPSPI\_IsMaster(LPSPI\_Type \*base)

Returns whether the LPSPI module is in master mode.

#### Parameters

- `base` – LPSPI peripheral address.

#### Returns

Returns true if the module is in master mode or false if the module is in slave mode.

static inline void LPSPI\_FlushFifo(LPSPI\_Type \*base, bool flushTxFifo, bool flushRxFifo)

Flushes the LPSPI FIFOs.

#### Parameters

- `base` – LPSPI peripheral address.
- `flushTxFifo` – Flushes (true) the Tx FIFO, else do not flush (false) the Tx FIFO.
- `flushRxFifo` – Flushes (true) the Rx FIFO, else do not flush (false) the Rx FIFO.

static inline void LPSPI\_SetFifoWatermarks(LPSPI\_Type \*base, uint32\_t txWater, uint32\_t rxWater)

Sets the transmit and receive FIFO watermark values.

This function allows the user to set the receive and transmit FIFO watermarks. The function does not compare the watermark settings to the FIFO size. The FIFO watermark should not be equal to or greater than the FIFO size. It is up to the higher level driver to make this check.

#### Parameters

- `base` – LPSPI peripheral address.
- `txWater` – The TX FIFO watermark value. Writing a value equal or greater than the FIFO size is truncated.

- rxWater – The RX FIFO watermark value. Writing a value equal or greater than the FIFO size is truncated.

```
static inline void LPSPI_SetAllPcsPolarity(LPSPI_Type *base, uint32_t mask)
```

Configures all LPSPI peripheral chip select polarities simultaneously.

Note that the CFGR1 should only be written when the LPSPI is disabled (LPSPIx\_CR\_MEN = 0).

This is an example: PCS0 and PCS1 set to active low and other PCSs set to active high. Note that the number of PCS is device-specific.

```
LPSPI_SetAllPcsPolarity(base, kLPSPI_Pcs0ActiveLow | kLPSPI_Pcs1ActiveLow);
```

### Parameters

- base – LPSPI peripheral address.
- mask – The PCS polarity mask; Use the enum `_lpspi_pcs_polarity`.

```
static inline void LPSPI_SetFrameSize(LPSPI_Type *base, uint32_t frameSize)
```

Configures the frame size.

The minimum frame size is 8-bits and the maximum frame size is 4096-bits. If the frame size is less than or equal to 32-bits, the word size and frame size are identical. If the frame size is greater than 32-bits, the word size is 32-bits for each word except the last (the last word contains the remainder bits if the frame size is not divisible by 32). The minimum word size is 2-bits. A frame size of 33-bits (or similar) is not supported.

Note 1: The transmit command register should be initialized before enabling the LPSPI in slave mode, although the command register does not update until after the LPSPI is enabled. After it is enabled, the transmit command register should only be changed if the LPSPI is idle.

Note 2: The transmit and command FIFO is a combined FIFO that includes both transmit data and command words. That means the TCR register should be written to when the Tx FIFO is not full.

### Parameters

- base – LPSPI peripheral address.
- frameSize – The frame size in number of bits.

```
uint32_t LPSPI_MasterSetBaudRate(LPSPI_Type *base, uint32_t baudRate_Bps, uint32_t srcClock_Hz, uint32_t *tcrPrescaleValue)
```

Sets the LPSPI baud rate in bits per second.

This function takes in the desired bitsPerSec (baud rate) and calculates the nearest possible baud rate without exceeding the desired baud rate and returns the calculated baud rate in bits-per-second. It requires the caller to provide the frequency of the module source clock (in Hertz). Note that the baud rate does not go into effect until the Transmit Control Register (TCR) is programmed with the prescale value. Hence, this function returns the prescale `tcrPrescaleValue` parameter for later programming in the TCR. The higher level peripheral driver should alert the user of an out of range baud rate input.

Note that the LPSPI module must first be disabled before configuring this. Note that the LPSPI module must be configured for master mode before configuring this.

### Parameters

- base – LPSPI peripheral address.
- baudRate\_Bps – The desired baud rate in bits per second.
- srcClock\_Hz – Module source input clock in Hertz.

- `tcrPrescaleValue` – The TCR prescale value needed to program the TCR.

**Returns**

The actual calculated baud rate. This function may also return a “0” if the LPSPI is not configured for master mode or if the LPSPI module is not disabled.

```
void LPSPI_MasterSetDelayScaler(LPSPI_Type *base, uint32_t scaler, lpspi_delay_type_t
                               whichDelay)
```

Manually configures a specific LPSPI delay parameter (module must be disabled to change the delay values).

This function configures the following: SCK to PCS delay, or PCS to SCK delay, or The configurations must occur between the transfer delay.

The delay names are available in type `lpspi_delay_type_t`.

The user passes the desired delay along with the delay value. This allows the user to directly set the delay values if they have pre-calculated them or if they simply wish to manually increment the value.

Note that the LPSPI module must first be disabled before configuring this. Note that the LPSPI module must be configured for master mode before configuring this.

**Parameters**

- `base` – LPSPI peripheral address.
- `scaler` – The 8-bit delay value 0x00 to 0xFF (255).
- `whichDelay` – The desired delay to configure, must be of type `lpspi_delay_type_t`.

```
uint32_t LPSPI_MasterSetDelayTimes(LPSPI_Type *base, uint32_t delayTimeInNanoSec,
                                   lpspi_delay_type_t whichDelay, uint32_t srcClock_Hz)
```

Calculates the delay based on the desired delay input in nanoseconds (module must be disabled to change the delay values).

This function calculates the values for the following: SCK to PCS delay, or PCS to SCK delay, or The configurations must occur between the transfer delay.

The delay names are available in type `lpspi_delay_type_t`.

The user passes the desired delay and the desired delay value in nano-seconds. The function calculates the value needed for the desired delay parameter and returns the actual calculated delay because an exact delay match may not be possible. In this case, the closest match is calculated without going below the desired delay value input. It is possible to input a very large delay value that exceeds the capability of the part, in which case the maximum supported delay is returned. It is up to the higher level peripheral driver to alert the user of an out of range delay input.

Note that the LPSPI module must be configured for master mode before configuring this. And note that the `delayTime = LPSPI_clockSource / (PRESCALE * Delay_scaler)`.

**Parameters**

- `base` – LPSPI peripheral address.
- `delayTimeInNanoSec` – The desired delay value in nano-seconds.
- `whichDelay` – The desired delay to configuration, which must be of type `lpspi_delay_type_t`.
- `srcClock_Hz` – Module source input clock in Hertz.

**Returns**

actual Calculated delay value in nano-seconds.

```
static inline void LPSPI_WriteData(LPSPI_Type *base, uint32_t data)
```

Writes data into the transmit data buffer.

This function writes data passed in by the user to the Transmit Data Register (TDR). The user can pass up to 32-bits of data to load into the TDR. If the frame size exceeds 32-bits, the user has to manage sending the data one 32-bit word at a time. Any writes to the TDR result in an immediate push to the transmit FIFO. This function can be used for either master or slave modes.

#### Parameters

- `base` – LPSPI peripheral address.
- `data` – The data word to be sent.

```
static inline uint32_t LPSPI_ReadData(LPSPI_Type *base)
```

Reads data from the data buffer.

This function reads the data from the Receive Data Register (RDR). This function can be used for either master or slave mode.

#### Parameters

- `base` – LPSPI peripheral address.

#### Returns

The data read from the data buffer.

```
void LPSPI_SetDummyData(LPSPI_Type *base, uint8_t dummyData)
```

Set up the dummy data.

#### Parameters

- `base` – LPSPI peripheral address.
- `dummyData` – Data to be transferred when tx buffer is NULL. Note: This API has no effect when LPSPI in slave interrupt mode, because driver will set the TXMSK bit to 1 if txData is NULL, no data is loaded from transmit FIFO and output pin is tristated.

```
void LPSPI_MasterTransferCreateHandle(LPSPI_Type *base, lpspi_master_handle_t *handle,
                                     lpspi_master_transfer_callback_t callback, void
                                     *userData)
```

Initializes the LPSPI master handle.

This function initializes the LPSPI handle, which can be used for other LPSPI transactional APIs. Usually, for a specified LPSPI instance, call this API once to get the initialized handle.

#### Parameters

- `base` – LPSPI peripheral address.
- `handle` – LPSPI handle pointer to `lpspi_master_handle_t`.
- `callback` – DSPI callback.
- `userData` – callback function parameter.

```
status_t LPSPI_MasterTransferBlocking(LPSPI_Type *base, lpspi_transfer_t *transfer)
```

LPSPI master transfer data using a polling method.

This function transfers data using a polling method. This is a blocking function, which does not return until all transfers have been completed.

Note: The transfer data size should be integer multiples of `bytesPerFrame` if `bytesPerFrame` is less than or equal to 4. For `bytesPerFrame` greater than 4: The transfer data size should be equal to `bytesPerFrame` if the `bytesPerFrame` is not integer multiples of 4. Otherwise, the transfer data size can be an integer multiple of `bytesPerFrame`.

**Parameters**

- base – LPSPI peripheral address.
- transfer – pointer to `lpspi_transfer_t` structure.

**Returns**

status of `status_t`.

`status_t` LPSPI\_MasterTransferNonBlocking(LP\_SPI\_Type \*base, *lpspi\_master\_handle\_t* \*handle, *lpspi\_transfer\_t* \*transfer)

LPSPI master transfer data using an interrupt method.

This function transfers data using an interrupt method. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

Note: The transfer data size should be integer multiples of `bytesPerFrame` if `bytesPerFrame` is less than or equal to 4. For `bytesPerFrame` greater than 4: The transfer data size should be equal to `bytesPerFrame` if the `bytesPerFrame` is not integer multiples of 4. Otherwise, the transfer data size can be an integer multiple of `bytesPerFrame`.

**Parameters**

- base – LPSPI peripheral address.
- handle – pointer to `lpspi_master_handle_t` structure which stores the transfer state.
- transfer – pointer to `lpspi_transfer_t` structure.

**Returns**

status of `status_t`.

`status_t` LPSPI\_MasterTransferGetCount(LP\_SPI\_Type \*base, *lpspi\_master\_handle\_t* \*handle, `size_t` \*count)

Gets the master transfer remaining bytes.

This function gets the master transfer remaining bytes.

**Parameters**

- base – LPSPI peripheral address.
- handle – pointer to `lpspi_master_handle_t` structure which stores the transfer state.
- count – Number of bytes transferred so far by the non-blocking transaction.

**Returns**

status of `status_t`.

`void` LPSPI\_MasterTransferAbort(LP\_SPI\_Type \*base, *lpspi\_master\_handle\_t* \*handle)

LPSPI master abort transfer which uses an interrupt method.

This function aborts a transfer which uses an interrupt method.

**Parameters**

- base – LPSPI peripheral address.
- handle – pointer to `lpspi_master_handle_t` structure which stores the transfer state.

`void` LPSPI\_MasterTransferHandleIRQ(LP\_SPI\_Type \*base, *lpspi\_master\_handle\_t* \*handle)

LPSPI Master IRQ handler function.

This function processes the LPSPI transmit and receive IRQ.

**Parameters**

- base – LPSPi peripheral address.
- handle – pointer to `lpspi_master_handle_t` structure which stores the transfer state.

```
void LPSPI_SlaveTransferCreateHandle(LPSPI_Type *base, lpspi_slave_handle_t *handle,
                                   lpspi_slave_transfer_callback_t callback, void *userData)
```

Initializes the LPSPi slave handle.

This function initializes the LPSPi handle, which can be used for other LPSPi transactional APIs. Usually, for a specified LPSPi instance, call this API once to get the initialized handle.

#### Parameters

- base – LPSPi peripheral address.
- handle – LPSPi handle pointer to `lpspi_slave_handle_t`.
- callback – DSPI callback.
- userData – callback function parameter.

```
status_t LPSPI_SlaveTransferNonBlocking(LPSPI_Type *base, lpspi_slave_handle_t *handle,
                                       lpspi_transfer_t *transfer)
```

LPSPi slave transfer data using an interrupt method.

This function transfer data using an interrupt method. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

Note: The transfer data size should be integer multiples of bytesPerFrame if bytesPerFrame is less than or equal to 4. For bytesPerFrame greater than 4: The transfer data size should be equal to bytesPerFrame if the bytesPerFrame is not an integer multiple of 4. Otherwise, the transfer data size can be an integer multiple of bytesPerFrame.

#### Parameters

- base – LPSPi peripheral address.
- handle – pointer to `lpspi_slave_handle_t` structure which stores the transfer state.
- transfer – pointer to `lpspi_transfer_t` structure.

#### Returns

status of `status_t`.

```
status_t LPSPI_SlaveTransferGetCount(LPSPI_Type *base, lpspi_slave_handle_t *handle, size_t
                                    *count)
```

Gets the slave transfer remaining bytes.

This function gets the slave transfer remaining bytes.

#### Parameters

- base – LPSPi peripheral address.
- handle – pointer to `lpspi_slave_handle_t` structure which stores the transfer state.
- count – Number of bytes transferred so far by the non-blocking transaction.

#### Returns

status of `status_t`.

```
void LPSPI_SlaveTransferAbort(LPSPI_Type *base, lpspi_slave_handle_t *handle)
```

LPSPi slave aborts a transfer which uses an interrupt method.

This function aborts a transfer which uses an interrupt method.

#### Parameters

- base – LPSPI peripheral address.
- handle – pointer to `lpspi_slave_handle_t` structure which stores the transfer state.

`void LPSPI_SlaveTransferHandleIRQ(LPSPI_Type *base, lpspi_slave_handle_t *handle)`  
LPSPI Slave IRQ handler function.

This function processes the LPSPI transmit and receives an IRQ.

#### Parameters

- base – LPSPI peripheral address.
- handle – pointer to `lpspi_slave_handle_t` structure which stores the transfer state.

`bool LPSPI_WaitTxFifoEmpty(LPSPI_Type *base)`  
Wait for tx FIFO to be empty.

This function wait the tx fifo empty

#### Parameters

- base – LPSPI peripheral address.

#### Returns

true for the tx FIFO is ready, false is not.

`void LPSPI_DriverIRQHandler(uint32_t instance)`  
LPSPI driver IRQ handler common entry.

This function provides the common IRQ request entry for LPSPI.

#### Parameters

- instance – LPSPI instance.

`FSL_LPSPI_DRIVER_VERSION`  
LPSPI driver version.

Status for the LPSPI driver.

*Values:*

enumerator `kStatus_LPSPI_Busy`  
LPSPI transfer is busy.

enumerator `kStatus_LPSPI_Error`  
LPSPI driver error.

enumerator `kStatus_LPSPI_Idle`  
LPSPI is idle.

enumerator `kStatus_LPSPI_OutOfRange`  
LPSPI transfer out Of range.

enumerator `kStatus_LPSPI_Timeout`  
LPSPI timeout polling status flags.

`enum _lpspi_flags`  
LPSPI status flags in SPIx\_SR register.

*Values:*

enumerator `kLPSPI_TxDataRequestFlag`  
Transmit data flag

enumerator kLPSPI\_RxDataReadyFlag  
Receive data flag

enumerator kLPSPI\_WordCompleteFlag  
Word Complete flag

enumerator kLPSPI\_FrameCompleteFlag  
Frame Complete flag

enumerator kLPSPI\_TransferCompleteFlag  
Transfer Complete flag

enumerator kLPSPI\_TransmitErrorFlag  
Transmit Error flag (FIFO underrun)

enumerator kLPSPI\_ReceiveErrorFlag  
Receive Error flag (FIFO overrun)

enumerator kLPSPI\_DataMatchFlag  
Data Match flag

enumerator kLPSPI\_ModuleBusyFlag  
Module Busy flag

enumerator kLPSPI\_AllStatusFlag  
Used for clearing all w1c status flags

enum \_lpspi\_interrupt\_enable  
LPSPI interrupt source.

*Values:*

enumerator kLPSPI\_TxInterruptEnable  
Transmit data interrupt enable

enumerator kLPSPI\_RxInterruptEnable  
Receive data interrupt enable

enumerator kLPSPI\_WordCompleteInterruptEnable  
Word complete interrupt enable

enumerator kLPSPI\_FrameCompleteInterruptEnable  
Frame complete interrupt enable

enumerator kLPSPI\_TransferCompleteInterruptEnable  
Transfer complete interrupt enable

enumerator kLPSPI\_TransmitErrorInterruptEnable  
Transmit error interrupt enable(FIFO underrun)

enumerator kLPSPI\_ReceiveErrorInterruptEnable  
Receive Error interrupt enable (FIFO overrun)

enumerator kLPSPI\_DataMatchInterruptEnable  
Data Match interrupt enable

enumerator kLPSPI\_AllInterruptEnable  
All above interrupts enable.

enum \_lpspi\_dma\_enable  
LPSPI DMA source.

*Values:*

enumerator kLPSPI\_TxDmaEnable  
Transmit data DMA enable

enumerator kLPSPI\_RxDmaEnable  
Receive data DMA enable

enum \_lpspi\_master\_slave\_mode  
LPSPI master or slave mode configuration.

*Values:*

enumerator kLPSPI\_Master  
LPSPI peripheral operates in master mode.

enumerator kLPSPI\_Slave  
LPSPI peripheral operates in slave mode.

enum \_lpspi\_which\_pcs\_config  
LPSPI Peripheral Chip Select (PCS) configuration (which PCS to configure).

*Values:*

enumerator kLPSPI\_Pcs0  
PCS[0]

enumerator kLPSPI\_Pcs1  
PCS[1]

enumerator kLPSPI\_Pcs2  
PCS[2]

enumerator kLPSPI\_Pcs3  
PCS[3]

enum \_lpspi\_pcs\_polarity\_config  
LPSPI Peripheral Chip Select (PCS) Polarity configuration.

*Values:*

enumerator kLPSPI\_PcsActiveHigh  
PCS Active High (idles low)

enumerator kLPSPI\_PcsActiveLow  
PCS Active Low (idles high)

enum \_lpspi\_pcs\_polarity  
LPSPI Peripheral Chip Select (PCS) Polarity.

*Values:*

enumerator kLPSPI\_Pcs0ActiveLow  
Pcs0 Active Low (idles high).

enumerator kLPSPI\_Pcs1ActiveLow  
Pcs1 Active Low (idles high).

enumerator kLPSPI\_Pcs2ActiveLow  
Pcs2 Active Low (idles high).

enumerator kLPSPI\_Pcs3ActiveLow  
Pcs3 Active Low (idles high).

enumerator kLPSPI\_PcsAllActiveLow  
Pcs0 to Pcs5 Active Low (idles high).

enum `_lpspi_clock_polarity`

LPSPI clock polarity configuration.

*Values:*

enumerator `kLPSPI_ClockPolarityActiveHigh`  
CPOL=0. Active-high LPSPI clock (idles low)

enumerator `kLPSPI_ClockPolarityActiveLow`  
CPOL=1. Active-low LPSPI clock (idles high)

enum `_lpspi_clock_phase`

LPSPI clock phase configuration.

*Values:*

enumerator `kLPSPI_ClockPhaseFirstEdge`  
CPHA=0. Data is captured on the leading edge of the SCK and changed on the following edge.

enumerator `kLPSPI_ClockPhaseSecondEdge`  
CPHA=1. Data is changed on the leading edge of the SCK and captured on the following edge.

enum `_lpspi_shift_direction`

LPSPI data shifter direction options.

*Values:*

enumerator `kLPSPI_MsbFirst`  
Data transfers start with most significant bit.

enumerator `kLPSPI_LsbFirst`  
Data transfers start with least significant bit.

enum `_lpspi_host_request_select`

LPSPI Host Request select configuration.

*Values:*

enumerator `kLPSPI_HostReqExtPin`  
Host Request is an ext pin.

enumerator `kLPSPI_HostReqInternalTrigger`  
Host Request is an internal trigger.

enum `_lpspi_match_config`

LPSPI Match configuration options.

*Values:*

enumerator `kLPSI_MatchDisabled`  
LPSPI Match Disabled.

enumerator `kLPSI_1stWordEqualsM0orM1`  
LPSPI Match Enabled.

enumerator `kLPSI_AnyWordEqualsM0orM1`  
LPSPI Match Enabled.

enumerator `kLPSI_1stWordEqualsM0and2ndWordEqualsM1`  
LPSPI Match Enabled.

enumerator `kLPSI_AnyWordEqualsM0andNxtWordEqualsM1`  
LPSPI Match Enabled.

enumerator kLPSPI\_1stWordAndM1EqualsM0andM1  
LPSPI Match Enabled.

enumerator kLPSPI\_AnyWordAndM1EqualsM0andM1  
LPSPI Match Enabled.

enum \_lpspi\_pin\_config  
LPSPI pin (SDO and SDI) configuration.

*Values:*

enumerator kLPSPI\_SdiInSdoOut  
LPSPI SDI input, SDO output.

enumerator kLPSPI\_SdiInSdiOut  
LPSPI SDI input, SDI output.

enumerator kLPSPI\_SdoInSdoOut  
LPSPI SDO input, SDO output.

enumerator kLPSPI\_SdoInSdiOut  
LPSPI SDO input, SDI output.

enum \_lpspi\_data\_out\_config  
LPSPI data output configuration.

*Values:*

enumerator kLpspiDataOutRetained  
Data out retains last value when chip select is de-asserted

enumerator kLpspiDataOutTristate  
Data out is tristated when chip select is de-asserted

enum \_lpspi\_transfer\_width  
LPSPI transfer width configuration.

*Values:*

enumerator kLPSPI\_SingleBitXfer  
1-bit shift at a time, data out on SDO, in on SDI (normal mode)

enumerator kLPSPI\_TwoBitXfer  
2-bits shift out on SDO/SDI and in on SDO/SDI

enumerator kLPSPI\_FourBitXfer  
4-bits shift out on SDO/SDI/PCS[3:2] and in on SDO/SDI/PCS[3:2]

enum \_lpspi\_delay\_type  
LPSPI delay type selection.

*Values:*

enumerator kLPSPI\_PcsToSck  
PCS-to-SCK delay.

enumerator kLPSPI\_LastSckToPcs  
Last SCK edge to PCS delay.

enumerator kLPSPI\_BetweenTransfer  
Delay between transfers.

enum `_lpspi_transfer_config_flag_for_master`

Use this enumeration for LPSPI master transfer configFlags.

*Values:*

enumerator `kLPSPI_MasterPcs0`

LPSPI master PCS shift macro , internal used. LPSPI master transfer use PCS0 signal

enumerator `kLPSPI_MasterPcs1`

LPSPI master PCS shift macro , internal used. LPSPI master transfer use PCS1 signal

enumerator `kLPSPI_MasterPcs2`

LPSPI master PCS shift macro , internal used. LPSPI master transfer use PCS2 signal

enumerator `kLPSPI_MasterPcs3`

LPSPI master PCS shift macro , internal used. LPSPI master transfer use PCS3 signal

enumerator `kLPSPI_MasterPcsContinuous`

Is PCS signal continuous

enumerator `kLPSPI_MasterByteSwap`

Is master swap the byte. For example, when want to send data 1 2 3 4 5 6 7 8 (suppose you set `lpspi_shift_direction_t` to MSB).

- i. If you set `bitPerFrame = 8` , no matter the `kLPSPI_MasterByteSwap` you flag is used or not, the waveform is 1 2 3 4 5 6 7 8.
- ii. If you set `bitPerFrame = 16` : (1) the waveform is 2 1 4 3 6 5 8 7 if you do not use the `kLPSPI_MasterByteSwap` flag. (2) the waveform is 1 2 3 4 5 6 7 8 if you use the `kLPSPI_MasterByteSwap` flag.
- iii. If you set `bitPerFrame = 32` : (1) the waveform is 4 3 2 1 8 7 6 5 if you do not use the `kLPSPI_MasterByteSwap` flag. (2) the waveform is 1 2 3 4 5 6 7 8 if you use the `kLPSPI_MasterByteSwap` flag.

enum `_lpspi_transfer_config_flag_for_slave`

Use this enumeration for LPSPI slave transfer configFlags.

*Values:*

enumerator `kLPSPI_SlavePcs0`

LPSPI slave PCS shift macro , internal used. LPSPI slave transfer use PCS0 signal

enumerator `kLPSPI_SlavePcs1`

LPSPI slave PCS shift macro , internal used. LPSPI slave transfer use PCS1 signal

enumerator `kLPSPI_SlavePcs2`

LPSPI slave PCS shift macro , internal used. LPSPI slave transfer use PCS2 signal

enumerator `kLPSPI_SlavePcs3`

LPSPI slave PCS shift macro , internal used. LPSPI slave transfer use PCS3 signal

enumerator `kLPSPI_SlaveByteSwap`

Is slave swap the byte. For example, when want to send data 1 2 3 4 5 6 7 8 (suppose you set `lpspi_shift_direction_t` to MSB).

- i. If you set `bitPerFrame = 8` , no matter the `kLPSPI_SlaveByteSwap` flag is used or not, the waveform is 1 2 3 4 5 6 7 8.
- ii. If you set `bitPerFrame = 16` : (1) the waveform is 2 1 4 3 6 5 8 7 if you do not use the `kLPSPI_SlaveByteSwap` flag. (2) the waveform is 1 2 3 4 5 6 7 8 if you use the `kLPSPI_SlaveByteSwap` flag.
- iii. If you set `bitPerFrame = 32` : (1) the waveform is 4 3 2 1 8 7 6 5 if you do not use the `kLPSPI_SlaveByteSwap` flag. (2) the waveform is 1 2 3 4 5 6 7 8 if you use the `kLPSPI_SlaveByteSwap` flag.

enum *\_lpspi\_transfer\_state*

LPSPI transfer state, which is used for LPSPI transactional API state machine.

*Values:*

enumerator *kLPSPI\_Idle*

Nothing in the transmitter/receiver.

enumerator *kLPSPI\_Busy*

Transfer queue is not finished.

enumerator *kLPSPI\_Error*

Transfer error.

typedef enum *\_lpspi\_master\_slave\_mode* *lpspi\_master\_slave\_mode\_t*

LPSPI master or slave mode configuration.

typedef enum *\_lpspi\_which\_pcs\_config* *lpspi\_which\_pcs\_t*

LPSPI Peripheral Chip Select (PCS) configuration (which PCS to configure).

typedef enum *\_lpspi\_pcs\_polarity\_config* *lpspi\_pcs\_polarity\_config\_t*

LPSPI Peripheral Chip Select (PCS) Polarity configuration.

typedef enum *\_lpspi\_clock\_polarity* *lpspi\_clock\_polarity\_t*

LPSPI clock polarity configuration.

typedef enum *\_lpspi\_clock\_phase* *lpspi\_clock\_phase\_t*

LPSPI clock phase configuration.

typedef enum *\_lpspi\_shift\_direction* *lpspi\_shift\_direction\_t*

LPSPI data shifter direction options.

typedef enum *\_lpspi\_host\_request\_select* *lpspi\_host\_request\_select\_t*

LPSPI Host Request select configuration.

typedef enum *\_lpspi\_match\_config* *lpspi\_match\_config\_t*

LPSPI Match configuration options.

typedef enum *\_lpspi\_pin\_config* *lpspi\_pin\_config\_t*

LPSPI pin (SDO and SDI) configuration.

typedef enum *\_lpspi\_data\_out\_config* *lpspi\_data\_out\_config\_t*

LPSPI data output configuration.

typedef enum *\_lpspi\_transfer\_width* *lpspi\_transfer\_width\_t*

LPSPI transfer width configuration.

typedef enum *\_lpspi\_delay\_type* *lpspi\_delay\_type\_t*

LPSPI delay type selection.

typedef struct *\_lpspi\_master\_config* *lpspi\_master\_config\_t*

LPSPI master configuration structure.

typedef struct *\_lpspi\_slave\_config* *lpspi\_slave\_config\_t*

LPSPI slave configuration structure.

typedef struct *\_lpspi\_master\_handle* *lpspi\_master\_handle\_t*

Forward declaration of the *\_lpspi\_master\_handle* typedefs.

typedef struct *\_lpspi\_slave\_handle* *lpspi\_slave\_handle\_t*

Forward declaration of the *\_lpspi\_slave\_handle* typedefs.

```
typedef void (*lpspi_master_transfer_callback_t)(LPSPI_Type *base, lpspi_master_handle_t
*handle, status_t status, void *userData)
```

Master completion callback function pointer type.

**Param base**

LPSPI peripheral address.

**Param handle**

Pointer to the handle for the LPSPI master.

**Param status**

Success or error code describing whether the transfer is completed.

**Param userData**

Arbitrary pointer-dataSized value passed from the application.

```
typedef void (*lpspi_slave_transfer_callback_t)(LPSPI_Type *base, lpspi_slave_handle_t *handle,
status_t status, void *userData)
```

Slave completion callback function pointer type.

**Param base**

LPSPI peripheral address.

**Param handle**

Pointer to the handle for the LPSPI slave.

**Param status**

Success or error code describing whether the transfer is completed.

**Param userData**

Arbitrary pointer-dataSized value passed from the application.

```
typedef struct _lpspi_transfer lpspi_transfer_t
```

LPSPI master/slave transfer structure.

```
volatile uint8_t g_lpspiDummyData[]
```

Global variable for dummy data value setting.

```
LPSPI_DUMMY_DATA
```

LPSPI dummy data if no Tx data.

Dummy data used for tx if there is not txData.

```
SPI_RETRY_TIMES
```

Retry times for waiting flag.

```
LPSPI_MASTER_PCS_SHIFT
```

LPSPI master PCS shift macro , internal used.

```
LPSPI_MASTER_PCS_MASK
```

LPSPI master PCS shift macro , internal used.

```
LPSPI_SLAVE_PCS_SHIFT
```

LPSPI slave PCS shift macro , internal used.

```
LPSPI_SLAVE_PCS_MASK
```

LPSPI slave PCS shift macro , internal used.

```
struct _lpspi_master_config
```

*#include <fsl\_lpspi.h>* LPSPI master configuration structure.

**Public Members**

`uint32_t` baudRate

Baud Rate for LPSPI.

`uint32_t` bitsPerFrame

Bits per frame, minimum 8, maximum 4096.

`lpspi_clock_polarity_t` cpol

Clock polarity.

`lpspi_clock_phase_t` cpha

Clock phase.

`lpspi_shift_direction_t` direction

MSB or LSB data shift direction.

`uint32_t` pcsToSckDelayInNanoSec

PCS to SCK delay time in nanoseconds, setting to 0 sets the minimum delay. It sets the boundary value if out of range.

`uint32_t` lastSckToPcsDelayInNanoSec

Last SCK to PCS delay time in nanoseconds, setting to 0 sets the minimum delay. It sets the boundary value if out of range.

`uint32_t` betweenTransferDelayInNanoSec

After the SCK delay time with nanoseconds, setting to 0 sets the minimum delay. It sets the boundary value if out of range.

`lpspi_which_pcs_t` whichPcs

Desired Peripheral Chip Select (PCS).

`lpspi_pcs_polarity_config_t` pcsActiveHighOrLow

Desired PCS active high or low

`lpspi_pin_config_t` pinCfg

Configures which pins are used for input and output data during single bit transfers.

`lpspi_data_out_config_t` dataOutConfig

Configures if the output data is tristated between accesses (LPSPI\_PCS is negated).

`bool` enableInputDelay

Enable master to sample the input data on a delayed SCK. This can help improve slave setup time. Refer to device data sheet for specific time length.

`struct` `_lpspi_slave_config`

`#include <fsl_lpspi.h>` LPSPI slave configuration structure.

**Public Members**

`uint32_t` bitsPerFrame

Bits per frame, minimum 8, maximum 4096.

`lpspi_clock_polarity_t` cpol

Clock polarity.

`lpspi_clock_phase_t` cpha

Clock phase.

`lpspi_shift_direction_t` direction

MSB or LSB data shift direction.

*lpspi\_which\_pcs\_t* whichPcs

Desired Peripheral Chip Select (pcs)

*lpspi\_pcs\_polarity\_config\_t* pcsActiveHighOrLow

Desired PCS active high or low

*lpspi\_pin\_config\_t* pinCfg

Configures which pins are used for input and output data during single bit transfers.

*lpspi\_data\_out\_config\_t* dataOutConfig

Configures if the output data is tristated between accesses (LPSPI\_PCS is negated).

struct *\_lpspi\_transfer*

*#include <fsl\_lpspi.h>* LPSPI master/slave transfer structure.

### Public Members

const uint8\_t \*txData

Send buffer.

uint8\_t \*rxData

Receive buffer.

volatile size\_t dataSize

Transfer bytes.

uint32\_t configFlags

Transfer transfer configuration flags. Set from *\_lpspi\_transfer\_config\_flag\_for\_master* if the transfer is used for master or *\_lpspi\_transfer\_config\_flag\_for\_slave* enumeration if the transfer is used for slave.

struct *\_lpspi\_master\_handle*

*#include <fsl\_lpspi.h>* LPSPI master transfer handle structure used for transactional API.

### Public Members

volatile bool isPcsContinuous

Is PCS continuous in transfer.

volatile bool writeTcrInIsr

A flag that whether should write TCR in ISR.

volatile bool isByteSwap

A flag that whether should byte swap.

volatile bool isTxMask

A flag that whether TCR[TXMSK] is set.

volatile uint16\_t bytesPerFrame

Number of bytes in each frame

volatile uint16\_t frameSize

Backup of TCR[FRAMESZ]

volatile uint8\_t fifoSize

FIFO dataSize.

volatile uint8\_t rxWatermark

Rx watermark.

`volatile uint8_t bytesEachWrite`  
Bytes for each write TDR.

`volatile uint8_t bytesEachRead`  
Bytes for each read RDR.

`const uint8_t *volatile txData`  
Send buffer.

`uint8_t *volatile rxData`  
Receive buffer.

`volatile size_t txRemainingByteCount`  
Number of bytes remaining to send.

`volatile size_t rxRemainingByteCount`  
Number of bytes remaining to receive.

`volatile uint32_t writeRegRemainingTimes`  
Write TDR register remaining times.

`volatile uint32_t readRegRemainingTimes`  
Read RDR register remaining times.

`uint32_t totalByteCount`  
Number of transfer bytes

`uint32_t txBuffIfNull`  
Used if the txData is NULL.

`volatile uint8_t state`  
LPSPi transfer state , `_lpspi_transfer_state`.

`lpspi_master_transfer_callback_t callback`  
Completion callback.

`void *userData`  
Callback user data.

`struct _lpspi_slave_handle`  
*#include <fsl\_lpspi.h>* LPSPi slave transfer handle structure used for transactional API.

### Public Members

`volatile bool isByteSwap`  
A flag that whether should byte swap.

`volatile uint8_t fifoSize`  
FIFO dataSize.

`volatile uint8_t rxWatermark`  
Rx watermark.

`volatile uint8_t bytesEachWrite`  
Bytes for each write TDR.

`volatile uint8_t bytesEachRead`  
Bytes for each read RDR.

`const uint8_t *volatile txData`  
Send buffer.

uint8\_t \*volatile rxData  
Receive buffer.

volatile size\_t txRemainingByteCount  
Number of bytes remaining to send.

volatile size\_t rxRemainingByteCount  
Number of bytes remaining to receive.

volatile uint32\_t writeRegRemainingTimes  
Write TDR register remaining times.

volatile uint32\_t readRegRemainingTimes  
Read RDR register remaining times.

uint32\_t totalByteCount  
Number of transfer bytes

volatile uint8\_t state  
LPSPI transfer state , `_lpspi_transfer_state`.

volatile uint32\_t errorCount  
Error count for slave transfer.

*lpspi\_slave\_transfer\_callback\_t* callback  
Completion callback.

void \*userData  
Callback user data.

## 2.37 LPSPI eDMA Driver

FSL\_LPSPi\_EDMA\_DRIVER\_VERSION

LPSPI EDMA driver version.

DMA\_MAX\_TRANSFER\_COUNT

DMA max transfer size.

typedef struct *lpspi\_master\_edma\_handle* lpspi\_master\_edma\_handle\_t

Forward declaration of the `_lpspi_master_edma_handle` typedefs.

typedef struct *lpspi\_slave\_edma\_handle* lpspi\_slave\_edma\_handle\_t

Forward declaration of the `_lpspi_slave_edma_handle` typedefs.

typedef void (\*lpspi\_master\_edma\_transfer\_callback\_t)(LPSPI\_Type \*base,  
*lpspi\_master\_edma\_handle\_t* \*handle, *status\_t* status, void \*userData)

Completion callback function pointer type.

**Param base**

LPSPI peripheral base address.

**Param handle**

Pointer to the handle for the LPSPI master.

**Param status**

Success or error code describing whether the transfer completed.

**Param userData**

Arbitrary pointer-dataSized value passed from the application.

```
typedef void (*lpspi_slave_edma_transfer_callback_t)(LPSPi_Type *base,  
lpspi_slave_edma_handle_t *handle, status_t status, void *userData)
```

Completion callback function pointer type.

**Param base**

LPSPi peripheral base address.

**Param handle**

Pointer to the handle for the LPSPi slave.

**Param status**

Success or error code describing whether the transfer completed.

**Param userData**

Arbitrary pointer-dataSized value passed from the application.

```
void LPSPi_MasterTransferCreateHandleEDMA(LPSPi_Type *base, lpspi_master_edma_handle_t  
*handle, lpspi_master_edma_transfer_callback_t  
callback, void *userData, edma_handle_t  
*edmaRxRegToRxDataHandle, edma_handle_t  
*edmaTxDataToTxRegHandle)
```

Initializes the LPSPi master eDMA handle.

This function initializes the LPSPi eDMA handle which can be used for other LPSPi transactional APIs. Usually, for a specified LPSPi instance, call this API once to get the initialized handle.

Note that the LPSPi eDMA has a separated (Rx and Tx as two sources) or shared (Rx and Tx are the same source) DMA request source. (1) For a separated DMA request source, enable and set the Rx DMAMUX source for edmaRxRegToRxDataHandle and Tx DMAMUX source for edmaTxDataToTxRegHandle. (2) For a shared DMA request source, enable and set the Rx/Tx DMAMUX source for edmaRxRegToRxDataHandle.

**Parameters**

- base – LPSPi peripheral base address.
- handle – LPSPi handle pointer to lpspi\_master\_edma\_handle\_t.
- callback – LPSPi callback.
- userData – callback function parameter.
- edmaRxRegToRxDataHandle – edmaRxRegToRxDataHandle pointer to edma\_handle\_t.
- edmaTxDataToTxRegHandle – edmaTxDataToTxRegHandle pointer to edma\_handle\_t.

```
status_t LPSPi_MasterTransferEDMA(LPSPi_Type *base, lpspi_master_edma_handle_t *handle,  
lpspi_transfer_t *transfer)
```

LPSPi master transfer data using eDMA.

This function transfers data using eDMA. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

Note: The transfer data size should be an integer multiple of bytesPerFrame if bytesPerFrame is less than or equal to 4. For bytesPerFrame greater than 4: The transfer data size should be equal to bytesPerFrame if the bytesPerFrame is not an integer multiple of 4. Otherwise, the transfer data size can be an integer multiple of bytesPerFrame.

**Parameters**

- base – LPSPi peripheral base address.
- handle – pointer to lpspi\_master\_edma\_handle\_t structure which stores the transfer state.

- transfer – pointer to `lpspi_transfer_t` structure.

**Returns**

status of `status_t`.

`status_t` LPSPI\_MasterTransferPrepareEDMALite(LPSPI\_Type \*base, *lpspi\_master\_edma\_handle\_t* \*handle, uint32\_t configFlags)

LPSPI master config transfer parameter while using eDMA.

This function is preparing to transfer data using eDMA, work with LPSPI\_MasterTransferEDMALite.

**Parameters**

- base – LPSPI peripheral base address.
- handle – pointer to `lpspi_master_edma_handle_t` structure which stores the transfer state.
- configFlags – transfer configuration flags. `_lpspi_transfer_config_flag_for_master`.

**Return values**

- `kStatus_Success` – Execution successfully.
- `kStatus_LPSPI_Busy` – The LPSPI device is busy.

**Returns**

Indicates whether LPSPI master transfer was successful or not.

`status_t` LPSPI\_MasterTransferEDMALite(LPSPI\_Type \*base, *lpspi\_master\_edma\_handle\_t* \*handle, *lpspi\_transfer\_t* \*transfer)

LPSPI master transfer data using eDMA without configs.

This function transfers data using eDMA. This is a non-blocking function, which returns right away. When all data is transferred, the callback function is called.

Note: This API is only for transfer through DMA without configuration. Before calling this API, you must call LPSPI\_MasterTransferPrepareEDMALite to configure it once. The transfer data size should be an integer multiple of bytesPerFrame if bytesPerFrame is less than or equal to 4. For bytesPerFrame greater than 4: The transfer data size should be equal to bytesPerFrame if the bytesPerFrame is not an integer multiple of 4. Otherwise, the transfer data size can be an integer multiple of bytesPerFrame.

**Parameters**

- base – LPSPI peripheral base address.
- handle – pointer to `lpspi_master_edma_handle_t` structure which stores the transfer state.
- transfer – pointer to `lpspi_transfer_t` structure, config field is not used.

**Return values**

- `kStatus_Success` – Execution successfully.
- `kStatus_LPSPI_Busy` – The LPSPI device is busy.
- `kStatus_InvalidArgument` – The transfer structure is invalid.

**Returns**

Indicates whether LPSPI master transfer was successful or not.

`void` LPSPI\_MasterTransferAbortEDMA(LPSPI\_Type \*base, *lpspi\_master\_edma\_handle\_t* \*handle)

LPSPI master aborts a transfer which is using eDMA.

This function aborts a transfer which is using eDMA.

### Parameters

- base – LPSPI peripheral base address.
- handle – pointer to `lpspi_master_edma_handle_t` structure which stores the transfer state.

*status\_t* LPSPI\_MasterTransferGetCountEDMA(LPSPI\_Type \*base, *lpspi\_master\_edma\_handle\_t* \*handle, *size\_t* \*count)

Gets the master eDMA transfer remaining bytes.

This function gets the master eDMA transfer remaining bytes.

### Parameters

- base – LPSPI peripheral base address.
- handle – pointer to `lpspi_master_edma_handle_t` structure which stores the transfer state.
- count – Number of bytes transferred so far by the EDMA transaction.

### Returns

status of *status\_t*.

void LPSPI\_SlaveTransferCreateHandleEDMA(LPSPI\_Type \*base, *lpspi\_slave\_edma\_handle\_t* \*handle, *lpspi\_slave\_edma\_transfer\_callback\_t* callback, void \*userData, *edma\_handle\_t* \*edmaRxRegToRxDataHandle, *edma\_handle\_t* \*edmaTxDataToTxRegHandle)

Initializes the LPSPI slave eDMA handle.

This function initializes the LPSPI eDMA handle which can be used for other LPSPI transactional APIs. Usually, for a specified LPSPI instance, call this API once to get the initialized handle.

Note that LPSPI eDMA has a separated (Rx and Tx as two sources) or shared (Rx and Tx as the same source) DMA request source.

(1) For a separated DMA request source, enable and set the Rx DMAMUX source for `edmaRxRegToRxDataHandle` and Tx DMAMUX source for `edmaTxDataToTxRegHandle`. (2) For a shared DMA request source, enable and set the Rx/Rx DMAMUX source for `edmaRxRegToRxDataHandle`.

### Parameters

- base – LPSPI peripheral base address.
- handle – LPSPI handle pointer to `lpspi_slave_edma_handle_t`.
- callback – LPSPI callback.
- userData – callback function parameter.
- `edmaRxRegToRxDataHandle` – `edmaRxRegToRxDataHandle` pointer to `edma_handle_t`.
- `edmaTxDataToTxRegHandle` – `edmaTxDataToTxRegHandle` pointer to `edma_handle_t`.

*status\_t* LPSPI\_SlaveTransferEDMA(LPSPI\_Type \*base, *lpspi\_slave\_edma\_handle\_t* \*handle, *lpspi\_transfer\_t* \*transfer)

LPSPI slave transfers data using eDMA.

This function transfers data using eDMA. This is a non-blocking function, which return right away. When all data is transferred, the callback function is called.

Note: The transfer data size should be an integer multiple of `bytesPerFrame` if `bytesPerFrame` is less than or equal to 4. For `bytesPerFrame` greater than 4: The transfer data size

should be equal to bytesPerFrame if the bytesPerFrame is not an integer multiple of 4. Otherwise, the transfer data size can be an integer multiple of bytesPerFrame.

#### Parameters

- base – LPSPI peripheral base address.
- handle – pointer to `lpspi_slave_edma_handle_t` structure which stores the transfer state.
- transfer – pointer to `lpspi_transfer_t` structure.

#### Returns

status of `status_t`.

```
void LPSPI_SlaveTransferAbortEDMA(LPSPI_Type *base, lpspi_slave_edma_handle_t *handle)
LPSPI slave aborts a transfer which is using eDMA.
```

This function aborts a transfer which is using eDMA.

#### Parameters

- base – LPSPI peripheral base address.
- handle – pointer to `lpspi_slave_edma_handle_t` structure which stores the transfer state.

```
status_t LPSPI_SlaveTransferGetCountEDMA(LPSPI_Type *base, lpspi_slave_edma_handle_t
*handle, size_t *count)
```

Gets the slave eDMA transfer remaining bytes.

This function gets the slave eDMA transfer remaining bytes.

#### Parameters

- base – LPSPI peripheral base address.
- handle – pointer to `lpspi_slave_edma_handle_t` structure which stores the transfer state.
- count – Number of bytes transferred so far by the eDMA transaction.

#### Returns

status of `status_t`.

```
struct _lpspi_master_edma_handle
```

*#include <fsl\_lpspi\_edma.h>* LPSPI master eDMA transfer handle structure used for transactional API.

#### Public Members

```
volatile bool isPcsContinuous
```

Is PCS continuous in transfer.

```
volatile bool isByteSwap
```

A flag that whether should byte swap.

```
volatile uint8_t fifoSize
```

FIFO dataSize.

```
volatile uint8_t rxWatermark
```

Rx watermark.

```
volatile uint8_t bytesEachWrite
```

Bytes for each write TDR.

`volatile uint8_t bytesEachRead`  
Bytes for each read RDR.

`volatile uint8_t bytesLastRead`  
Bytes for last read RDR.

`volatile bool isThereExtraRxBytes`  
Is there extra RX byte.

`const uint8_t *volatile txData`  
Send buffer.

`uint8_t *volatile rxData`  
Receive buffer.

`volatile size_t txRemainingByteCount`  
Number of bytes remaining to send.

`volatile size_t rxRemainingByteCount`  
Number of bytes remaining to receive.

`volatile uint32_t writeRegRemainingTimes`  
Write TDR register remaining times.

`volatile uint32_t readRegRemainingTimes`  
Read RDR register remaining times.

`uint32_t totalByteCount`  
Number of transfer bytes

`edma_tcd_t *lastTimeTCD`  
Pointer to the lastTime TCD

`bool isMultiDMATransmit`  
Is there multi DMA transmit

`volatile uint8_t dmaTransmitTime`  
DMA Transfer times.

`uint32_t lastTimeDataBytes`  
DMA transmit last Time data Bytes

`uint32_t dataBytesEveryTime`  
Bytes in a time for DMA transfer, default is `DMA_MAX_TRANSFER_COUNT`

`edma_transfer_config_t transferConfigRx`  
Config of DMA rx channel.

`edma_transfer_config_t transferConfigTx`  
Config of DMA tx channel.

`uint32_t txBuffIfNull`  
Used if there is not txData for DMA purpose.

`uint32_t rxBuffIfNull`  
Used if there is not rxData for DMA purpose.

`uint32_t transmitCommand`  
Used to write TCR for DMA purpose.

`volatile uint8_t state`  
LPSPI transfer state , `_lpspi_transfer_state`.

```

uint8_t nbytes
    eDMA minor byte transfer count initially configured.
lpspi_master_edma_transfer_callback_t callback
    Completion callback.
void *userData
    Callback user data.
edma_handle_t *edmaRxRegToRxDataHandle
    edma_handle_t handle point used for RxReg to RxData buff
edma_handle_t *edmaTxDataToTxRegHandle
    edma_handle_t handle point used for TxData to TxReg buff
edma_tcd_t lpspiSoftwareTCD[3]
    SoftwareTCD, internal used
struct _lpspi_slave_edma_handle
    #include <fsl_lpspi_edma.h> LPSPI slave eDMA transfer handle structure used for transac-
    tional API.

```

### Public Members

```

volatile bool isByteSwap
    A flag that whether should byte swap.
volatile uint8_t fifoSize
    FIFO dataSize.
volatile uint8_t rxWatermark
    Rx watermark.
volatile uint8_t bytesEachWrite
    Bytes for each write TDR.
volatile uint8_t bytesEachRead
    Bytes for each read RDR.
volatile uint8_t bytesLastRead
    Bytes for last read RDR.
volatile bool isThereExtraRxBytes
    Is there extra RX byte.
uint8_t nbytes
    eDMA minor byte transfer count initially configured.
const uint8_t *volatile txData
    Send buffer.
uint8_t *volatile rxData
    Receive buffer.
volatile size_t txRemainingByteCount
    Number of bytes remaining to send.
volatile size_t rxRemainingByteCount
    Number of bytes remaining to receive.

```

`volatile uint32_t writeRegRemainingTimes`  
Write TDR register remaining times.

`volatile uint32_t readRegRemainingTimes`  
Read RDR register remaining times.

`uint32_t totalByteCount`  
Number of transfer bytes

`uint32_t txBuffIfNull`  
Used if there is not txData for DMA purpose.

`uint32_t rxBuffIfNull`  
Used if there is not rxData for DMA purpose.

`volatile uint8_t state`  
LPSPI transfer state.

`uint32_t errorCount`  
Error count for slave transfer.

`lpspi_slave_edma_transfer_callback_t callback`  
Completion callback.

`void *userData`  
Callback user data.

`edma_handle_t *edmaRxRegToRxDataHandle`  
edma\_handle\_t handle point used for RxReg to RxData buff

`edma_handle_t *edmaTxDataToTxRegHandle`  
edma\_handle\_t handle point used for TxData to TxReg

`edma_tcd_t lpspiSoftwareTCD[2]`  
SoftwareTCD, internal used

## 2.38 LPUART: Low Power Universal Asynchronous Receiver/Transmitter Driver

### 2.39 LPUART Driver

`static inline void LPUART_SoftwareReset(LPUART_Type *base)`

Resets the LPUART using software.

This function resets all internal logic and registers except the Global Register. Remains set until cleared by software.

#### Parameters

- `base` – LPUART peripheral base address.

`status_t LPUART_Init(LPUART_Type *base, const lpuart_config_t *config, uint32_t srcClock_Hz)`

Initializes an LPUART instance with the user configuration structure and the peripheral clock.

This function configures the LPUART module with user-defined settings. Call the `LPUART_GetDefaultConfig()` function to configure the configuration structure and get the default configuration. The example below shows how to use this API to configure the LPUART.

```
lpuart_config_t lpuartConfig;
lpuartConfig.baudRate_Bps = 115200U;
lpuartConfig.parityMode = kLPUART_ParityDisabled;
lpuartConfig.dataBitsCount = kLPUART_EightDataBits;
lpuartConfig.isMsb = false;
lpuartConfig.stopBitCount = kLPUART_OneStopBit;
lpuartConfig.txFifoWatermark = 0;
lpuartConfig.rxFifoWatermark = 1;
LPUART_Init(LPUART1, &lpuartConfig, 20000000U);
```

### Parameters

- base – LPUART peripheral base address.
- config – Pointer to a user-defined configuration structure.
- srcClock\_Hz – LPUART clock source frequency in HZ.

### Return values

- kStatus\_LPUART\_BaudrateNotSupport – Baudrate is not support in current clock source.
- kStatus\_Success – LPUART initialize succeed

```
void LPUART_Deinit(LPUART_Type *base)
```

Deinitializes a LPUART instance.

This function waits for transmit to complete, disables TX and RX, and disables the LPUART clock.

### Parameters

- base – LPUART peripheral base address.

```
void LPUART_GetDefaultConfig(lpuart_config_t *config)
```

Gets the default configuration structure.

This function initializes the LPUART configuration structure to a default value. The default values are: `lpuartConfig->baudRate_Bps = 115200U`; `lpuartConfig->parityMode = kLPUART_ParityDisabled`; `lpuartConfig->dataBitsCount = kLPUART_EightDataBits`; `lpuartConfig->isMsb = false`; `lpuartConfig->stopBitCount = kLPUART_OneStopBit`; `lpuartConfig->txFifoWatermark = 0`; `lpuartConfig->rxFifoWatermark = 1`; `lpuartConfig->rxIdleType = kLPUART_IdleTypeStartBit`; `lpuartConfig->rxIdleConfig = kLPUART_IdleCharacter1`; `lpuartConfig->enableTx = false`; `lpuartConfig->enableRx = false`;

### Parameters

- config – Pointer to a configuration structure.

```
status_t LPUART_SetBaudRate(LPUART_Type *base, uint32_t baudRate_Bps, uint32_t srcClock_Hz)
```

Sets the LPUART instance baudrate.

This function configures the LPUART module baudrate. This function is used to update the LPUART module baudrate after the LPUART module is initialized by the `LPUART_Init`.

```
LPUART_SetBaudRate(LPUART1, 115200U, 20000000U);
```

### Parameters

- base – LPUART peripheral base address.
- baudRate\_Bps – LPUART baudrate to be set.
- srcClock\_Hz – LPUART clock source frequency in HZ.

**Return values**

- `kStatus_LPUART_BaudrateNotSupport` – Baudrate is not supported in the current clock source.
- `kStatus_Success` – Set baudrate succeeded.

```
void LPUART_Enable9bitMode(LPUART_Type *base, bool enable)
```

Enable 9-bit data mode for LPUART.

This function set the 9-bit mode for LPUART module. The 9th bit is not used for parity thus can be modified by user.

**Parameters**

- `base` – LPUART peripheral base address.
- `enable` – true to enable, false to disable.

```
static inline void LPUART_SetMatchAddress(LPUART_Type *base, uint16_t address1, uint16_t  
                                         address2)
```

Set the LPUART address.

This function configures the address for LPUART module that works as slave in 9-bit data mode. One or two address fields can be configured. When the address field's match enable bit is set, the frame it receives with MSB being 1 is considered as an address frame, otherwise it is considered as data frame. Once the address frame matches one of slave's own addresses, this slave is addressed. This address frame and its following data frames are stored in the receive buffer, otherwise the frames will be discarded. To un-address a slave, just send an address frame with unmatched address.

---

**Note:** Any LPUART instance joined in the multi-slave system can work as slave. The position of the address mark is the same as the parity bit when parity is enabled for 8 bit and 9 bit data formats.

---

**Parameters**

- `base` – LPUART peripheral base address.
- `address1` – LPUART slave address1.
- `address2` – LPUART slave address2.

```
static inline void LPUART_EnableMatchAddress(LPUART_Type *base, bool match1, bool  
                                             match2)
```

Enable the LPUART match address feature.

**Parameters**

- `base` – LPUART peripheral base address.
- `match1` – true to enable match address1, false to disable.
- `match2` – true to enable match address2, false to disable.

```
static inline void LPUART_SetRxFifoWatermark(LPUART_Type *base, uint8_t water)
```

Sets the rx FIFO watermark.

**Parameters**

- `base` – LPUART peripheral base address.
- `water` – Rx FIFO watermark.

```
static inline void LPUART_SetTxFifoWatermark(LPUART_Type *base, uint8_t water)
```

Sets the tx FIFO watermark.

#### Parameters

- base – LPUART peripheral base address.
- water – Tx FIFO watermark.

```
static inline void LPUART_TransferEnable16Bit(lpuart_handle_t *handle, bool enable)
```

Sets the LPUART using 16bit transmit, only for 9bit or 10bit mode.

This function Enable 16bit Data transmit in *lpuart\_handle\_t*.

#### Parameters

- handle – LPUART handle pointer.
- enable – true to enable, false to disable.

```
uint32_t LPUART_GetStatusFlags(LPUART_Type *base)
```

Gets LPUART status flags.

This function gets all LPUART status flags. The flags are returned as the logical OR value of the enumerators *\_lpuart\_flags*. To check for a specific status, compare the return value with enumerators in the *\_lpuart\_flags*. For example, to check whether the TX is empty:

```
if (kLPUART_TxDataRegEmptyFlag & LPUART_GetStatusFlags(LPUART1))
{
    ...
}
```

#### Parameters

- base – LPUART peripheral base address.

#### Returns

LPUART status flags which are ORed by the enumerators in the *\_lpuart\_flags*.

```
status_t LPUART_ClearStatusFlags(LPUART_Type *base, uint32_t mask)
```

Clears status flags with a provided mask.

This function clears LPUART status flags with a provided mask. Automatically cleared flags can't be cleared by this function. Flags that can only be cleared or set by hardware are: *kLPUART\_TxDataRegEmptyFlag*, *kLPUART\_TransmissionCompleteFlag*, *kLPUART\_RxDataRegFullFlag*, *kLPUART\_RxActiveFlag*, *kLPUART\_NoiseErrorFlag*, *kLPUART\_ParityErrorFlag*, *kLPUART\_TxFifoEmptyFlag*, *kLPUART\_RxFifoEmptyFlag*. Note: This API should be called when the Tx/Rx is idle, otherwise it takes no effects.

#### Parameters

- base – LPUART peripheral base address.
- mask – the status flags to be cleared. The user can use the enumerators in the *\_lpuart\_status\_flag\_t* to do the OR operation and get the mask.

#### Return values

- *kStatus\_LPUART\_FlagCannotClearManually* – The flag can't be cleared by this function but it is cleared automatically by hardware.
- *kStatus\_Success* – Status in the mask are cleared.

#### Returns

0 succeed, others failed.

```
void LPUART_EnableInterrupts(LPUART_Type *base, uint32_t mask)
```

Enables LPUART interrupts according to a provided mask.

This function enables the LPUART interrupts according to a provided mask. The mask is a logical OR of enumeration members. See the `_lpuart_interrupt_enable`. This examples shows how to enable TX empty interrupt and RX full interrupt:

```
LPUART_EnableInterrupts(LPUART1, kLPUART_TxDataRegEmptyInterruptEnable | kLPUART_
↳ RxDataRegFullInterruptEnable);
```

### Parameters

- `base` – LPUART peripheral base address.
- `mask` – The interrupts to enable. Logical OR of `_lpuart_interrupt_enable`.

```
void LPUART_DisableInterrupts(LPUART_Type *base, uint32_t mask)
```

Disables LPUART interrupts according to a provided mask.

This function disables the LPUART interrupts according to a provided mask. The mask is a logical OR of enumeration members. See `_lpuart_interrupt_enable`. This example shows how to disable the TX empty interrupt and RX full interrupt:

```
LPUART_DisableInterrupts(LPUART1, kLPUART_TxDataRegEmptyInterruptEnable | kLPUART_
↳ RxDataRegFullInterruptEnable);
```

### Parameters

- `base` – LPUART peripheral base address.
- `mask` – The interrupts to disable. Logical OR of `_lpuart_interrupt_enable`.

```
uint32_t LPUART_GetEnabledInterrupts(LPUART_Type *base)
```

Gets enabled LPUART interrupts.

This function gets the enabled LPUART interrupts. The enabled interrupts are returned as the logical OR value of the enumerators `_lpuart_interrupt_enable`. To check a specific interrupt enable status, compare the return value with enumerators in `_lpuart_interrupt_enable`. For example, to check whether the TX empty interrupt is enabled:

```
uint32_t enabledInterrupts = LPUART_GetEnabledInterrupts(LPUART1);

if (kLPUART_TxDataRegEmptyInterruptEnable & enabledInterrupts)
{
    ...
}
```

### Parameters

- `base` – LPUART peripheral base address.

### Returns

LPUART interrupt flags which are logical OR of the enumerators in `_lpuart_interrupt_enable`.

```
static inline uintptr_t LPUART_GetDataRegisterAddress(LPUART_Type *base)
```

Gets the LPUART data register address.

This function returns the LPUART data register address, which is mainly used by the DMA/eDMA.

### Parameters

- `base` – LPUART peripheral base address.

**Returns**

LPUART data register addresses which are used both by the transmitter and receiver.

```
static inline void LPUART_EnableTxDMA(LPUART_Type *base, bool enable)
```

Enables or disables the LPUART transmitter DMA request.

This function enables or disables the transmit data register empty flag, STAT[TDRE], to generate DMA requests.

**Parameters**

- base – LPUART peripheral base address.
- enable – True to enable, false to disable.

```
static inline void LPUART_EnableRxDMA(LPUART_Type *base, bool enable)
```

Enables or disables the LPUART receiver DMA.

This function enables or disables the receiver data register full flag, STAT[RDRF], to generate DMA requests.

**Parameters**

- base – LPUART peripheral base address.
- enable – True to enable, false to disable.

```
uint32_t LPUART_GetInstance(LPUART_Type *base)
```

Get the LPUART instance from peripheral base address.

**Parameters**

- base – LPUART peripheral base address.

**Returns**

LPUART instance.

```
static inline void LPUART_EnableTx(LPUART_Type *base, bool enable)
```

Enables or disables the LPUART transmitter.

This function enables or disables the LPUART transmitter.

**Parameters**

- base – LPUART peripheral base address.
- enable – True to enable, false to disable.

```
static inline void LPUART_EnableRx(LPUART_Type *base, bool enable)
```

Enables or disables the LPUART receiver.

This function enables or disables the LPUART receiver.

**Parameters**

- base – LPUART peripheral base address.
- enable – True to enable, false to disable.

```
static inline void LPUART_WriteByte(LPUART_Type *base, uint8_t data)
```

Writes to the transmitter register.

This function writes data to the transmitter register directly. The upper layer must ensure that the TX register is empty or that the TX FIFO has room before calling this function.

**Parameters**

- base – LPUART peripheral base address.
- data – Data write to the TX register.

```
static inline uint8_t LPUART_ReadByte(LPUART_Type *base)
```

Reads the receiver register.

This function reads data from the receiver register directly. The upper layer must ensure that the receiver register is full or that the RX FIFO has data before calling this function.

**Parameters**

- base – LPUART peripheral base address.

**Returns**

Data read from data register.

```
static inline uint8_t LPUART_GetRxFifoCount(LPUART_Type *base)
```

Gets the rx FIFO data count.

**Parameters**

- base – LPUART peripheral base address.

**Returns**

rx FIFO data count.

```
static inline uint8_t LPUART_GetTxFifoCount(LPUART_Type *base)
```

Gets the tx FIFO data count.

**Parameters**

- base – LPUART peripheral base address.

**Returns**

tx FIFO data count.

```
void LPUART_SendAddress(LPUART_Type *base, uint8_t address)
```

Transmit an address frame in 9-bit data mode.

**Parameters**

- base – LPUART peripheral base address.
- address – LPUART slave address.

```
status_t LPUART_WriteBlocking(LPUART_Type *base, const uint8_t *data, size_t length)
```

Writes to the transmitter register using a blocking method.

This function polls the transmitter register, first waits for the register to be empty or TX FIFO to have room, and writes data to the transmitter buffer, then waits for the data to be sent out to the bus.

**Parameters**

- base – LPUART peripheral base address.
- data – Start address of the data to write.
- length – Size of the data to write.

**Return values**

- kStatus\_LPUART\_Timeout – Transmission timed out and was aborted.
- kStatus\_Success – Successfully wrote all data.

```
status_t LPUART_WriteBlocking16bit(LPUART_Type *base, const uint16_t *data, size_t length)
```

Writes to the transmitter register using a blocking method in 9bit or 10bit mode.

---

**Note:** This function only support 9bit or 10bit transfer. Please make sure only 10bit of data is valid and other bits are 0.

---

**Parameters**

- base – LPUART peripheral base address.
- data – Start address of the data to write.
- length – Size of the data to write.

**Return values**

- kStatus\_LPUART\_Timeout – Transmission timed out and was aborted.
- kStatus\_Success – Successfully wrote all data.

*status\_t* LPUART\_ReadBlocking(LPUART\_Type \*base, uint8\_t \*data, size\_t length)

Reads the receiver data register using a blocking method.

This function polls the receiver register, waits for the receiver register full or receiver FIFO has data, and reads data from the TX register.

**Parameters**

- base – LPUART peripheral base address.
- data – Start address of the buffer to store the received data.
- length – Size of the buffer.

**Return values**

- kStatus\_LPUART\_RxHardwareOverrun – Receiver overrun happened while receiving data.
- kStatus\_LPUART\_NoiseError – Noise error happened while receiving data.
- kStatus\_LPUART\_FramingError – Framing error happened while receiving data.
- kStatus\_LPUART\_ParityError – Parity error happened while receiving data.
- kStatus\_LPUART\_Timeout – Transmission timed out and was aborted.
- kStatus\_Success – Successfully received all data.

*status\_t* LPUART\_ReadBlocking16bit(LPUART\_Type \*base, uint16\_t \*data, size\_t length)

Reads the receiver data register in 9bit or 10bit mode.

---

**Note:** This function only support 9bit or 10bit transfer.

---

**Parameters**

- base – LPUART peripheral base address.
- data – Start address of the buffer to store the received data by 16bit, only 10bit is valid.
- length – Size of the buffer.

**Return values**

- kStatus\_LPUART\_RxHardwareOverrun – Receiver overrun happened while receiving data.
- kStatus\_LPUART\_NoiseError – Noise error happened while receiving data.
- kStatus\_LPUART\_FramingError – Framing error happened while receiving data.

- `kStatus_LPUART_ParityError` – Parity error happened while receiving data.
- `kStatus_LPUART_Timeout` – Transmission timed out and was aborted.
- `kStatus_Success` – Successfully received all data.

```
void LPUART_TransferCreateHandle(LPUART_Type *base, lpuart_handle_t *handle,  
                                lpuart_transfer_callback_t callback, void *userData)
```

Initializes the LPUART handle.

This function initializes the LPUART handle, which can be used for other LPUART transactional APIs. Usually, for a specified LPUART instance, call this API once to get the initialized handle.

The LPUART driver supports the “background” receiving, which means that user can set up an RX ring buffer optionally. Data received is stored into the ring buffer even when the user doesn’t call the `LPUART_TransferReceiveNonBlocking()` API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly. The ring buffer is disabled if passing `NULL` as `ringBuffer`.

#### Parameters

- `base` – LPUART peripheral base address.
- `handle` – LPUART handle pointer.
- `callback` – Callback function.
- `userData` – User data.

```
status_t LPUART_TransferSendNonBlocking(LPUART_Type *base, lpuart_handle_t *handle,  
                                        lpuart_transfer_t *xfer)
```

Transmits a buffer of data using the interrupt method.

This function send data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data written to the transmitter register. When all data is written to the TX register in the ISR, the LPUART driver calls the callback function and passes the `kStatus_LPUART_TxIdle` as status parameter.

---

**Note:** The `kStatus_LPUART_TxIdle` is passed to the upper layer when all data are written to the TX register. However, there is no check to ensure that all the data sent out. Before disabling the TX, check the `kLPUART_TransmissionCompleteFlag` to ensure that the transmit is finished.

---

#### Parameters

- `base` – LPUART peripheral base address.
- `handle` – LPUART handle pointer.
- `xfer` – LPUART transfer structure, see `lpuart_transfer_t`.

#### Return values

- `kStatus_Success` – Successfully start the data transmission.
- `kStatus_LPUART_TxBusy` – Previous transmission still not finished, data not all written to the TX register.
- `kStatus_InvalidArgument` – Invalid argument.

```
void LPUART_TransferStartRingBuffer(LPUART_Type *base, lpuart_handle_t *handle, uint8_t  
                                    *ringBuffer, size_t ringBufferSize)
```

Sets up the RX ring buffer.

This function sets up the RX ring buffer to a specific UART handle.

When the RX ring buffer is used, data received is stored into the ring buffer even when the user doesn't call the `UART_TransferReceiveNonBlocking()` API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly.

---

**Note:** When using RX ring buffer, one byte is reserved for internal use. In other words, if `ringBufferSize` is 32, then only 31 bytes are used for saving data.

---

#### Parameters

- `base` – LPUART peripheral base address.
- `handle` – LPUART handle pointer.
- `ringBuffer` – Start address of ring buffer for background receiving. Pass `NULL` to disable the ring buffer.
- `ringBufferSize` – size of the ring buffer.

`void LPUART_TransferStopRingBuffer(LPUART_Type *base, lpuart_handle_t *handle)`

Aborts the background transfer and uninstalls the ring buffer.

This function aborts the background transfer and uninstalls the ring buffer.

#### Parameters

- `base` – LPUART peripheral base address.
- `handle` – LPUART handle pointer.

`size_t LPUART_TransferGetRxRingBufferLength(LPUART_Type *base, lpuart_handle_t *handle)`

Get the length of received data in RX ring buffer.

#### Parameters

- `base` – LPUART peripheral base address.
- `handle` – LPUART handle pointer.

#### Returns

Length of received data in RX ring buffer.

`void LPUART_TransferAbortSend(LPUART_Type *base, lpuart_handle_t *handle)`

Aborts the interrupt-driven data transmit.

This function aborts the interrupt driven data sending. The user can get the `remainBtyes` to find out how many bytes are not sent out.

#### Parameters

- `base` – LPUART peripheral base address.
- `handle` – LPUART handle pointer.

`status_t LPUART_TransferGetSendCount(LPUART_Type *base, lpuart_handle_t *handle, uint32_t *count)`

Gets the number of bytes that have been sent out to bus.

This function gets the number of bytes that have been sent out to bus by an interrupt method.

#### Parameters

- `base` – LPUART peripheral base address.

- `handle` – LPUART handle pointer.
- `count` – Send bytes count.

#### Return values

- `kStatus_NoTransferInProgress` – No send in progress.
- `kStatus_InvalidArgument` – Parameter is invalid.
- `kStatus_Success` – Get successfully through the parameter `count`;

`status_t` LPUART\_TransferReceiveNonBlocking(LPUART\_Type \*base, *lpuart\_handle\_t* \*handle, *lpuart\_transfer\_t* \*xfer, `size_t` \*receivedBytes)

Receives a buffer of data using the interrupt method.

This function receives data using an interrupt method. This is a non-blocking function which returns without waiting to ensure that all data are received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter `receivedBytes` shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough for read, the receive request is saved by the LPUART driver. When the new data arrives, the receive request is serviced first. When all data is received, the LPUART driver notifies the upper layer through a callback function and passes a status parameter `kStatus_UART_RxIdle`. For example, the upper layer needs 10 bytes but there are only 5 bytes in ring buffer. The 5 bytes are copied to `xfer->data`, which returns with the parameter `receivedBytes` set to 5. For the remaining 5 bytes, the newly arrived data is saved from `xfer->data[5]`. When 5 bytes are received, the LPUART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to `xfer->data`. When all data is received, the upper layer is notified.

#### Parameters

- `base` – LPUART peripheral base address.
- `handle` – LPUART handle pointer.
- `xfer` – LPUART transfer structure, see `uart_transfer_t`.
- `receivedBytes` – Bytes received from the ring buffer directly.

#### Return values

- `kStatus_Success` – Successfully queue the transfer into the transmit queue.
- `kStatus_LPUART_RxBusy` – Previous receive request is not finished.
- `kStatus_InvalidArgument` – Invalid argument.

`void` LPUART\_TransferAbortReceive(LPUART\_Type \*base, *lpuart\_handle\_t* \*handle)

Aborts the interrupt-driven data receiving.

This function aborts the interrupt-driven data receiving. The user can get the `remainBytes` to find out how many bytes not received yet.

#### Parameters

- `base` – LPUART peripheral base address.
- `handle` – LPUART handle pointer.

`status_t` LPUART\_TransferGetReceiveCount(LPUART\_Type \*base, *lpuart\_handle\_t* \*handle, `uint32_t` \*count)

Gets the number of bytes that have been received.

This function gets the number of bytes that have been received.

#### Parameters

- `base` – LPUART peripheral base address.

- `handle` – LPUART handle pointer.
- `count` – Receive bytes count.

#### Return values

- `kStatus_NoTransferInProgress` – No receive in progress.
- `kStatus_InvalidArgument` – Parameter is invalid.
- `kStatus_Success` – Get successfully through the parameter `count`;

`void LPUART_TransferHandleIRQ(LPUART_Type *base, void *irqHandle)`  
LPUART IRQ handle function.

This function handles the LPUART transmit and receive IRQ request.

#### Parameters

- `base` – LPUART peripheral base address.
- `irqHandle` – LPUART handle pointer.

`void LPUART_TransferHandleErrorIRQ(LPUART_Type *base, void *irqHandle)`  
LPUART Error IRQ handle function.

This function handles the LPUART error IRQ request.

#### Parameters

- `base` – LPUART peripheral base address.
- `irqHandle` – LPUART handle pointer.

`void LPUART_DriverIRQHandler(uint32_t instance)`  
LPUART driver IRQ handler common entry.

This function provides the common IRQ request entry for LPUART.

#### Parameters

- `instance` – LPUART instance.

`FSL_LPUART_DRIVER_VERSION`  
LPUART driver version.

Error codes for the LPUART driver.

*Values:*

enumerator `kStatus_LPUART_TxBusy`  
TX busy

enumerator `kStatus_LPUART_RxBusy`  
RX busy

enumerator `kStatus_LPUART_TxIdle`  
LPUART transmitter is idle.

enumerator `kStatus_LPUART_RxIdle`  
LPUART receiver is idle.

enumerator `kStatus_LPUART_TxWatermarkTooLarge`  
TX FIFO watermark too large

enumerator `kStatus_LPUART_RxWatermarkTooLarge`  
RX FIFO watermark too large

enumerator kStatus\_LPUART\_FlagCannotClearManually

Some flag can't manually clear

enumerator kStatus\_LPUART\_Error

Error happens on LPUART.

enumerator kStatus\_LPUART\_RxRingBufferOverrun

LPUART RX software ring buffer overrun.

enumerator kStatus\_LPUART\_RxHardwareOverrun

LPUART RX receiver overrun.

enumerator kStatus\_LPUART\_NoiseError

LPUART noise error.

enumerator kStatus\_LPUART\_FramingError

LPUART framing error.

enumerator kStatus\_LPUART\_ParityError

LPUART parity error.

enumerator kStatus\_LPUART\_BaudrateNotSupport

Baudrate is not support in current clock source

enumerator kStatus\_LPUART\_IdleLineDetected

IDLE flag.

enumerator kStatus\_LPUART\_Timeout

LPUART times out.

enum \_lpuart\_parity\_mode

LPUART parity mode.

*Values:*

enumerator kLPUART\_ParityDisabled

Parity disabled

enumerator kLPUART\_ParityEven

Parity enabled, type even, bit setting: PE | PT = 10

enumerator kLPUART\_ParityOdd

Parity enabled, type odd, bit setting: PE | PT = 11

enum \_lpuart\_data\_bits

LPUART data bits count.

*Values:*

enumerator kLPUART\_EightDataBits

Eight data bit

enumerator kLPUART\_SevenDataBits

Seven data bit

enum \_lpuart\_stop\_bit\_count

LPUART stop bit count.

*Values:*

enumerator kLPUART\_OneStopBit

One stop bit

enumerator kLPUART\_TwoStopBit  
Two stop bits

enum \_lpuart\_transmit\_cts\_source  
LPUART transmit CTS source.

*Values:*

enumerator kLPUART\_CtsSourcePin  
CTS resource is the LPUART\_CTS pin.

enumerator kLPUART\_CtsSourceMatchResult  
CTS resource is the match result.

enum \_lpuart\_transmit\_cts\_config  
LPUART transmit CTS configure.

*Values:*

enumerator kLPUART\_CtsSampleAtStart  
CTS input is sampled at the start of each character.

enumerator kLPUART\_CtsSampleAtIdle  
CTS input is sampled when the transmitter is idle

enum \_lpuart\_idle\_type\_select  
LPUART idle flag type defines when the receiver starts counting.

*Values:*

enumerator kLPUART\_IdleTypeStartBit  
Start counting after a valid start bit.

enumerator kLPUART\_IdleTypeStopBit  
Start counting after a stop bit.

enum \_lpuart\_idle\_config  
LPUART idle detected configuration. This structure defines the number of idle characters that must be received before the IDLE flag is set.

*Values:*

enumerator kLPUART\_IdleCharacter1  
the number of idle characters.

enumerator kLPUART\_IdleCharacter2  
the number of idle characters.

enumerator kLPUART\_IdleCharacter4  
the number of idle characters.

enumerator kLPUART\_IdleCharacter8  
the number of idle characters.

enumerator kLPUART\_IdleCharacter16  
the number of idle characters.

enumerator kLPUART\_IdleCharacter32  
the number of idle characters.

enumerator kLPUART\_IdleCharacter64  
the number of idle characters.

enumerator kLPUART\_IdleCharacter128  
the number of idle characters.

enum \_lpuart\_interrupt\_enable

LPUART interrupt configuration structure, default settings all disabled.

This structure contains the settings for all LPUART interrupt configurations.

*Values:*

enumerator kLPUART\_LinBreakInterruptEnable  
LIN break detect. bit 7

enumerator kLPUART\_RxActiveEdgeInterruptEnable  
Receive Active Edge. bit 6

enumerator kLPUART\_TxDataRegEmptyInterruptEnable  
Transmit data register empty. bit 23

enumerator kLPUART\_TransmissionCompleteInterruptEnable  
Transmission complete. bit 22

enumerator kLPUART\_RxDataRegFullInterruptEnable  
Receiver data register full. bit 21

enumerator kLPUART\_IdleLineInterruptEnable  
Idle line. bit 20

enumerator kLPUART\_RxOverrunInterruptEnable  
Receiver Overrun. bit 27

enumerator kLPUART\_NoiseErrorInterruptEnable  
Noise error flag. bit 26

enumerator kLPUART\_FramingErrorInterruptEnable  
Framing error flag. bit 25

enumerator kLPUART\_ParityErrorInterruptEnable  
Parity error flag. bit 24

enumerator kLPUART\_Match1InterruptEnable  
Parity error flag. bit 15

enumerator kLPUART\_Match2InterruptEnable  
Parity error flag. bit 14

enumerator kLPUART\_TxFifoOverflowInterruptEnable  
Transmit FIFO Overflow. bit 9

enumerator kLPUART\_RxFifoUnderflowInterruptEnable  
Receive FIFO Underflow. bit 8

enumerator kLPUART\_AllInterruptEnable

enum \_lpuart\_flags

LPUART status flags.

This provides constants for the LPUART status flags for use in the LPUART functions.

*Values:*

enumerator kLPUART\_TxDataRegEmptyFlag  
Transmit data register empty flag, sets when transmit buffer is empty. bit 23

enumerator `kLPUART_TransmissionCompleteFlag`  
 Transmission complete flag, sets when transmission activity complete. bit 22

enumerator `kLPUART_RxDataRegFullFlag`  
 Receive data register full flag, sets when the receive data buffer is full. bit 21

enumerator `kLPUART_IdleLineFlag`  
 Idle line detect flag, sets when idle line detected. bit 20

enumerator `kLPUART_RxOverrunFlag`  
 Receive Overrun, sets when new data is received before data is read from receive register. bit 19

enumerator `kLPUART_NoiseErrorFlag`  
 Receive takes 3 samples of each received bit. If any of these samples differ, noise flag sets. bit 18

enumerator `kLPUART_FramingErrorFlag`  
 Frame error flag, sets if logic 0 was detected where stop bit expected. bit 17

enumerator `kLPUART_ParityErrorFlag`  
 If parity enabled, sets upon parity error detection. bit 16

enumerator `kLPUART_LinBreakFlag`  
 LIN break detect interrupt flag, sets when LIN break char detected and LIN circuit enabled. bit 31

enumerator `kLPUART_RxActiveEdgeFlag`  
 Receive pin active edge interrupt flag, sets when active edge detected. bit 30

enumerator `kLPUART_RxActiveFlag`  
 Receiver Active Flag (RAF), sets at beginning of valid start. bit 24

enumerator `kLPUART_DataMatch1Flag`  
 The next character to be read from `LPUART_DATA` matches MA1. bit 15

enumerator `kLPUART_DataMatch2Flag`  
 The next character to be read from `LPUART_DATA` matches MA2. bit 14

enumerator `kLPUART_TxFifoEmptyFlag`  
 TXEMPT bit, sets if transmit buffer is empty. bit 7

enumerator `kLPUART_RxFifoEmptyFlag`  
 RXEMPT bit, sets if receive buffer is empty. bit 6

enumerator `kLPUART_TxFifoOverflowFlag`  
 TXOF bit, sets if transmit buffer overflow occurred. bit 1

enumerator `kLPUART_RxFifoUnderflowFlag`  
 RXUF bit, sets if receive buffer underflow occurred. bit 0

enumerator `kLPUART_AllClearFlags`

enumerator `kLPUART_AllFlags`

typedef enum `_lpuart_parity_mode` `lpuart_parity_mode_t`  
 LPUART parity mode.

typedef enum `_lpuart_data_bits` `lpuart_data_bits_t`  
 LPUART data bits count.

typedef enum `_lpuart_stop_bit_count` `lpuart_stop_bit_count_t`  
 LPUART stop bit count.

```
typedef enum _lpuart_transmit_cts_source lpuart_transmit_cts_source_t
    LPUART transmit CTS source.

typedef enum _lpuart_transmit_cts_config lpuart_transmit_cts_config_t
    LPUART transmit CTS configure.

typedef enum _lpuart_idle_type_select lpuart_idle_type_select_t
    LPUART idle flag type defines when the receiver starts counting.

typedef enum _lpuart_idle_config lpuart_idle_config_t
    LPUART idle detected configuration. This structure defines the number of idle characters
    that must be received before the IDLE flag is set.

typedef struct _lpuart_config lpuart_config_t
    LPUART configuration structure.

typedef struct _lpuart_transfer lpuart_transfer_t
    LPUART transfer structure.

typedef struct _lpuart_handle lpuart_handle_t

typedef void (*lpuart_transfer_callback_t)(LPUART_Type *base, lpuart_handle_t *handle,
status_t status, void *userData)
    LPUART transfer callback function.

typedef void (*lpuart_isr_t)(LPUART_Type *base, void *handle)

void *s_lpuartHandle[]

const IRQn_Type s_lpuartTxIRQ[]

lpuart_isr_t s_lpuartIsr[]

UART_RETRY_TIMES
    Retry times for waiting flag.

struct _lpuart_config
    #include <fsl_lpuart.h> LPUART configuration structure.
```

### Public Members

```
uint32_t baudRate_Bps
    LPUART baud rate

lpuart_parity_mode_t parityMode
    Parity mode, disabled (default), even, odd

lpuart_data_bits_t dataBitsCount
    Data bits count, eight (default), seven

bool isMsb
    Data bits order, LSB (default), MSB

lpuart_stop_bit_count_t stopBitCount
    Number of stop bits, 1 stop bit (default) or 2 stop bits

uint8_t txFifoWatermark
    TX FIFO watermark

uint8_t rxFifoWatermark
    RX FIFO watermark
```

bool enableRxRTS  
 RX RTS enable

bool enableTxCTS  
 TX CTS enable

*lpuart\_transmit\_cts\_source\_t* txCtsSource  
 TX CTS source

*lpuart\_transmit\_cts\_config\_t* txCtsConfig  
 TX CTS configure

*lpuart\_idle\_type\_select\_t* rxIdleType  
 RX IDLE type.

*lpuart\_idle\_config\_t* rxIdleConfig  
 RX IDLE configuration.

bool enableTx  
 Enable TX

bool enableRx  
 Enable RX

struct *\_lpuart\_transfer*  
*#include <fsl\_lpuart.h>* LPUART transfer structure.

### Public Members

size\_t dataSize  
 The byte count to be transfer.

struct *\_lpuart\_handle*  
*#include <fsl\_lpuart.h>* LPUART handle structure.

### Public Members

volatile size\_t txDataSize  
 Size of the remaining data to send.

size\_t txDataSizeAll  
 Size of the data to send out.

volatile size\_t rxDataSize  
 Size of the remaining data to receive.

size\_t rxDataSizeAll  
 Size of the data to receive.

size\_t rxRingBufferSize  
 Size of the ring buffer.

volatile uint16\_t rxRingBufferHead  
 Index for the driver to store received data into ring buffer.

volatile uint16\_t rxRingBufferTail  
 Index for the user to get data from the ring buffer.

*lpuart\_transfer\_callback\_t* callback  
 Callback function.

void \*userData  
LPUART callback function parameter.

volatile uint8\_t txState  
TX transfer state.

volatile uint8\_t rxState  
RX transfer state.

bool isSevenDataBits  
Seven data bits flag.

bool is16bitData  
16bit data bits flag, only used for 9bit or 10bit data

union \_\_unnamed60\_\_

### Public Members

uint8\_t \*data  
The buffer of data to be transfer.

uint8\_t \*rxData  
The buffer to receive data.

uint16\_t \*rxData16  
The buffer to receive data.

const uint8\_t \*txData  
The buffer of data to be sent.

const uint16\_t \*txData16  
The buffer of data to be sent.

union \_\_unnamed62\_\_

### Public Members

const uint8\_t \*volatile txData  
Address of remaining data to send.

const uint16\_t \*volatile txData16  
Address of remaining data to send.

union \_\_unnamed64\_\_

### Public Members

uint8\_t \*volatile rxData  
Address of remaining data to receive.

uint16\_t \*volatile rxData16  
Address of remaining data to receive.

union \_\_unnamed66\_\_

**Public Members**

`uint8_t *rxRingBuffer`  
Start address of the receiver ring buffer.

`uint16_t *rxRingBuffer16`  
Start address of the receiver ring buffer.

**2.40 LPUART eDMA Driver**

```
void LPUART_TransferCreateHandleEDMA(LPUART_Type *base, lpuart_edma_handle_t *handle,
                                     lpuart_edma_transfer_callback_t callback, void
                                     *userData, edma_handle_t *txEdmaHandle,
                                     edma_handle_t *rxEdmaHandle)
```

Initializes the LPUART handle which is used in transactional functions.

---

**Note:** This function disables all LPUART interrupts.

---

**Parameters**

- `base` – LPUART peripheral base address.
- `handle` – Pointer to `lpuart_edma_handle_t` structure.
- `callback` – Callback function.
- `userData` – User data.
- `txEdmaHandle` – User requested DMA handle for TX DMA transfer.
- `rxEdmaHandle` – User requested DMA handle for RX DMA transfer.

```
status_t LPUART_SendEDMA(LPUART_Type *base, lpuart_edma_handle_t *handle,
                         lpuart_transfer_t *xfer)
```

Sends data using eDMA.

This function sends data using eDMA. This is a non-blocking function, which returns right away. When all data is sent, the send callback function is called.

**Parameters**

- `base` – LPUART peripheral base address.
- `handle` – LPUART handle pointer.
- `xfer` – LPUART eDMA transfer structure. See `lpuart_transfer_t`.

**Return values**

- `kStatus_Success` – if succeed, others failed.
- `kStatus_LPUART_TxBusy` – Previous transfer on going.
- `kStatus_InvalidArgument` – Invalid argument.

```
status_t LPUART_ReceiveEDMA(LPUART_Type *base, lpuart_edma_handle_t *handle,
                             lpuart_transfer_t *xfer)
```

Receives data using eDMA.

This function receives data using eDMA. This is non-blocking function, which returns right away. When all data is received, the receive callback function is called.

**Parameters**

- base – LPUART peripheral base address.
- handle – Pointer to `lpuart_edma_handle_t` structure.
- xfer – LPUART eDMA transfer structure, see `lpuart_transfer_t`.

**Return values**

- `kStatus_Success` – if succeed, others fail.
- `kStatus_LPUART_RxBusy` – Previous transfer ongoing.
- `kStatus_InvalidArgument` – Invalid argument.

`void LPUART_TransferAbortSendEDMA(LPUART_Type *base, lpuart_edma_handle_t *handle)`  
Aborts the sent data using eDMA.

This function aborts the sent data using eDMA.

**Parameters**

- base – LPUART peripheral base address.
- handle – Pointer to `lpuart_edma_handle_t` structure.

`void LPUART_TransferAbortReceiveEDMA(LPUART_Type *base, lpuart_edma_handle_t *handle)`  
Aborts the received data using eDMA.

This function aborts the received data using eDMA.

**Parameters**

- base – LPUART peripheral base address.
- handle – Pointer to `lpuart_edma_handle_t` structure.

`status_t LPUART_TransferGetSendCountEDMA(LPUART_Type *base, lpuart_edma_handle_t *handle, uint32_t *count)`

Gets the number of bytes written to the LPUART TX register.

This function gets the number of bytes written to the LPUART TX register by DMA.

**Parameters**

- base – LPUART peripheral base address.
- handle – LPUART handle pointer.
- count – Send bytes count.

**Return values**

- `kStatus_NoTransferInProgress` – No send in progress.
- `kStatus_InvalidArgument` – Parameter is invalid.
- `kStatus_Success` – Get successfully through the parameter count;

`status_t LPUART_TransferGetReceiveCountEDMA(LPUART_Type *base, lpuart_edma_handle_t *handle, uint32_t *count)`

Gets the number of received bytes.

This function gets the number of received bytes.

**Parameters**

- base – LPUART peripheral base address.
- handle – LPUART handle pointer.
- count – Receive bytes count.

**Return values**

- `kStatus_NoTransferInProgress` – No receive in progress.
- `kStatus_InvalidArgument` – Parameter is invalid.
- `kStatus_Success` – Get successfully through the parameter `count`;

`void LPUART_TransferEdmaHandleIRQ(LPUART_Type *base, void *lpuartEdmaHandle)`  
LPUART eDMA IRQ handle function.

This function handles the LPUART tx complete IRQ request and invoke user callback. It is not set to static so that it can be used in user application.

---

**Note:** This function is used as default IRQ handler by double weak mechanism. If user's specific IRQ handler is implemented, make sure this function is invoked in the handler.

---

### Parameters

- `base` – LPUART peripheral base address.
- `lpuartEdmaHandle` – LPUART handle pointer.

`FSL_LPUART_EDMA_DRIVER_VERSION`

LPUART EDMA driver version.

`typedef struct lpuart_edma_handle lpuart_edma_handle_t`

`typedef void (*lpuart_edma_transfer_callback_t)(LPUART_Type *base, lpuart_edma_handle_t *handle, status_t status, void *userData)`

LPUART transfer callback function.

`struct lpuart_edma_handle`

`#include <fsl_lpuart_edma.h>` LPUART eDMA handle.

### Public Members

`lpuart_edma_transfer_callback_t` callback

Callback function.

`void *userData`

LPUART callback function parameter.

`size_t rxDataSizeAll`

Size of the data to receive.

`size_t txDataSizeAll`

Size of the data to send out.

`edma_handle_t *txEdmaHandle`

The eDMA TX channel used.

`edma_handle_t *rxEdmaHandle`

The eDMA RX channel used.

`uint8_t nbytes`

eDMA minor byte transfer count initially configured.

`volatile uint8_t txState`

TX transfer state.

`volatile uint8_t rxState`

RX transfer state

## 2.41 Mc\_rgm

static inline uint32\_t MC\_RGM\_GetDestructiveResetSourcesStatus(MC\_RGM\_Type \*base)

Get destructive reset sources status.

### Parameters

- base – MC\_RGM peripheral base address.

### Returns

Destructive reset sources status, This is the logical OR of members of `_mc_rgm_destructive_reset_sources_flag`.

static inline void MC\_RGM\_ClearDestructiveResetSourcesStatus(MC\_RGM\_Type \*base, uint32\_t flag)

Clear destructive reset sources status.

### Parameters

- base – MC\_RGM peripheral base address.
- flag – Destructive reset sources flag, it can be logical OR of members of `_mc_rgm_destructive_reset_sources_flag`.

static inline uint32\_t MC\_RGM\_GetFunctionalResetSourcesStatus(MC\_RGM\_Type \*base)

Get functional reset sources status.

### Parameters

- base – MC\_RGM peripheral base address.

### Returns

Functional reset sources status, This is the logical OR of members of `_mc_rgm_functional_reset_sources_flag`.

static inline void MC\_RGM\_ClearFunctionalResetSourcesStatus(MC\_RGM\_Type \*base, uint32\_t flag)

Clear functional reset sources status.

### Parameters

- base – MC\_RGM peripheral base address.
- flag – Functional reset sources flag, it can be logical OR of members of `_mc_rgm_functional_reset_sources_flag`.

static inline uint32\_t MC\_RGM\_GetResetDuringStandbyStatus(MC\_RGM\_Type \*base)

Get reset during standby status.

### Parameters

- base – MC\_RGM peripheral base address.

### Returns

Reset during standby status, This is the logical OR of members of `_mc_rgm_reset_during_standby_status`.

static inline void MC\_RGM\_ClearResetDuringStandbyStatus(MC\_RGM\_Type \*base, uint32\_t flag)

Clear reset during standby status.

### Parameters

- base – MC\_RGM peripheral base address.
- flag – Reset during standby status, it can be logical OR of members of `_mc_rgm_reset_during_standby_status`.

```
static inline void MC_RGM_DisableBidirectionalReset(MC_RGM_Type *base, uint32_t flag)
    External reset pin is not asserted on a given 'functional' reset event.
```

#### Parameters

- base – MC\_RGM peripheral base address.
- flag – Functional reset event, it can be logical OR of members of `_mc_rgm_bidirectional_function_reset_sources`.

```
static inline void MC_RGM_DemoteFunctionalResetToInterrupt(MC_RGM_Type *base, uint32_t
    mask)
```

Demotes selected functional reset sources to interrupts.

#### Parameters

- base – MC\_RGM peripheral base address.
- mask – Functional reset sources to be demoted to interrupts, it can be logical OR of members of `_mc_rgm_demotable_functional_reset_sources`.

```
static inline void MC_RGM_SetDestructiveResetEscalationThreshold(MC_RGM_Type *base,
    uint32_t count)
```

Set the threshold for destructive reset escalation.

This function sets the threshold for destructive reset escalation. MC\_RGM increases a counter on each destructive reset. When the counter reaches the threshold, MC\_RGM enters reset DEST0 and stays there until the next power-on reset occurs.

---

**Note:** This counter is cleared on a write of any value to the RGM\_DRET register (call this function) and on any power-on reset.

---

#### Parameters

- base – MC\_RGM peripheral base address.
- count – The threshold for destructive reset escalation.

```
static inline void MC_RGM_SetFunctionalResetEscalationThreshold(MC_RGM_Type *base,
    uint32_t count)
```

Set the threshold for functional reset escalation.

This function sets the threshold for functional reset escalation. MC\_RGM increases a counter on each functional reset. When the counter reaches the threshold, MC\_RGM asserts a destructive reset.

---

**Note:** This counter is cleared on a write of any value to the RGM\_FRET register (call this function) and on any power-on or destructive reset.

---

#### Parameters

- base – MC\_RGM peripheral base address.
- count – The threshold for functional reset escalation.

```
static inline uint32_t MC_RGM_GetFunctionalResetEscalationCount(MC_RGM_Type *base)
    Get the current count of functional reset escalation counter.
```

#### Parameters

- base – MC\_RGM peripheral base address.

**Returns**

The current count of functional reset escalation counter.

FSL\_MC\_RGM\_DRIVER\_VERSION

MC\_RGM driver version 2.1.0.

enum \_mc\_rgm\_destructive\_reset\_sources\_flag

Destructive reset sources flag.

*Values:*

enumerator kMC\_RGM\_PowerOnResetFlag

A power-on destructive reset (POR) has occurred

enumerator kMC\_RGM\_FccuFailureToReactResetFlag

FCCU failure to react destructive reset (FCCU\_FTR) has occurred

enumerator kMC\_RGM\_StcuUnrecoverableFaultResetFlag

STCU unrecoverable fault (STCU\_URF) destructive reset has occurred

enumerator kMC\_RGM\_FunctionalResetEscalation

Functional reset escalation (MCRGM\_FRE) destructive reset has occurred

enumerator kMC\_RGM\_FxoscFailureResetFlag

FXOSC failure (FXOSC\_FAIL) destructive reset has occurred

enumerator kMC\_RGM\_PllLossOfLockResetFlag

PLL loss of lock (PLL\_LOL) destructive reset has occurred

enumerator kMC\_RGM\_CoreClockFailureResetFlag

Core clock failure (CORE\_CLK\_FAIL) destructive reset has occurred

enumerator kMC\_RGM\_AipsPlatClockFailureResetFlag

AIPS\_PLAT\_CLK failure (HSE\_CLK\_FAIL) destructive reset has occurred

enumerator kMC\_RGM\_HseClockFailureResetFlag

HSE\_CLK failure (SYS\_DIV\_FAIL) destructive reset has occurred

enumerator kMC\_RGM\_SystemDividerFailureResetFlag

System clock dividers alignment failure reset (SYS\_DIV\_FAIL) has occurred.

enumerator kMC\_RGM\_HseTamperDetectResetFlag

HSE\_B tamper detection reset (HSE\_TMPR\_RST) has occurred.

enumerator kMC\_RGM\_HseSnvsTamperDetectionResetFlag

HSE\_B SNVS tamper detection reset (HSE\_SNVS\_RST) has occurred.

enumerator kMC\_RGM\_SoftwareDestructiveResetFlag

Software destructive reset (SW\_DEST) has occurred.

enumerator kMC\_RGM\_DebugDestructiveResetFlag

Debug destructive reset (DEBUG\_DEST) has occurred.

enumerator kMC\_RGM\_AllDestructiveResetFlags

enum \_mc\_rgm\_functional\_reset\_sources\_flag

Functional reset sources flag.

*Values:*

enumerator kMC\_RGM\_ExternalDestructiveResetFlag

An external destructive reset (EXR) has occurred

enumerator kMC\_RGM\_FccuReactionResetFlag  
 FCCU reaction (FCCU\_RST) functional reset has occurred

enumerator kMC\_RGM\_SelfTestDoneDoneFlag  
 Self-test done (STCU\_DONE) functional reset has occurred

enumerator kMC\_RGM\_Swt0Reset0Flag  
 SWT0 functional reset (SWT0\_RST) has occurred

enumerator kMC\_RGM\_JtagResetFlag  
 JTAG functional reset (JTAG\_RST) has occurred

enumerator kMC\_RGM\_HseSoftwareTriggerResetFlag  
 HSE\_B SWT functional reset (HSE\_SWT\_RST) has occurred

enumerator kMC\_RGM\_HseBootResetFlag  
 HSE\_B boot functional reset (HSE\_BOOT\_RST) has occurred

enumerator kMC\_RGM\_SoftwareFunctionalResetFlag  
 Software functional reset (SW\_FUNC) has occurred

enumerator kMC\_RGM\_DebugFunctionalResetFlag  
 Debug functional reset (DEBUG\_FUNC) has occurred

enumerator kMC\_RGM\_AllFunctionalResetFlags

enum \_mc\_rgm\_bidirectional\_function\_reset\_sources

Bidirectional functional reset sources.

*Values:*

enumerator kMC\_RGM\_BidirectionalDebugFunctionalReset  
 External reset pin is not asserted on a 'functional' reset event DEBUG\_FUNC

enumerator kMC\_RGM\_BidirectionalSoftwareFunctionalReset  
 External reset pin is not asserted on a 'functional' reset event SW\_FUNC

enumerator kMC\_RGM\_BidirectionalHseBootReset  
 External reset pin is not asserted on a 'functional' reset event HSE\_BOOT\_RST

enumerator kMC\_RGM\_BidirectionalHseSwtReset  
 External reset pin is not asserted on a 'functional' reset event HSE\_SWT\_RST

enumerator kMC\_RGM\_BidirectionalJtagReset  
 External reset pin is not asserted on a 'functional' reset event JTAG\_RST

enumerator kMC\_RGM\_BidirectionalSwt0Reset  
 External reset pin is not asserted on a 'functional' reset event SWT0\_RST

enumerator kMC\_RGM\_BidirectionalSelfTestDoneReset  
 External reset pin is not asserted on a 'functional' reset event ST\_DONE

enumerator kMC\_RGM\_BidirectionalFccuReactionReset  
 External reset pin is not asserted on a 'functional' reset event FCCU\_RST

enum \_mc\_rgm\_demotable\_functional\_reset\_sources

Demotable functional reset sources.

*Values:*

enumerator kMC\_RGM\_FccuReactionReset  
 Functional reset event FCCU\_RST generates an interrupt request.

enumerator kMC\_RGM\_Swt0Reset

Functional reset event SWT0\_RST generates an interrupt request.

enumerator kMC\_RGM\_JtagReset

Functional reset event DEBUG\_FUNC generates an interrupt request.

enumerator kMC\_RGM\_DebugFunctionalReset

Functional reset event DEBUG\_FUNC generates an interrupt request.

enum \_mc\_rgm\_reset\_during\_standby\_status

Reset during standby status.

*Values:*

enumerator kMC\_RGM\_DestructiveResetDuringStandby

Destructive reset event occurred during standby mode.

enumerator kMC\_RGM\_FunctionalResetDuringStandby

Functional reset event occurred during standby mode.

## 2.42 MCM: Miscellaneous Control Module

FSL\_MCM\_DRIVER\_VERSION

MCM driver version.

Enum \_mcm\_interrupt\_flag. Interrupt status flag mask. .

*Values:*

enumerator kMCM\_CacheWriteBuffer

Cache Write Buffer Error Enable.

enumerator kMCM\_ParityError

Cache Parity Error Enable.

enumerator kMCM\_FPUInvalidOperation

FPU Invalid Operation Interrupt Enable.

enumerator kMCM\_FPUDivideByZero

FPU Divide-by-zero Interrupt Enable.

enumerator kMCM\_FPUOverflow

FPU Overflow Interrupt Enable.

enumerator kMCM\_FPUUnderflow

FPU Underflow Interrupt Enable.

enumerator kMCM\_FPUInexact

FPU Inexact Interrupt Enable.

enumerator kMCM\_FPUInputDenormalInterrupt

FPU Input Denormal Interrupt Enable.

typedef union \_mcm\_buffer\_fault\_attribute mcm\_buffer\_fault\_attribute\_t

The union of buffer fault attribute.

typedef union \_mcm\_lmem\_fault\_attribute mcm\_lmem\_fault\_attribute\_t

The union of LMEM fault attribute.

static inline void MCM\_EnableCrossbarRoundRobin(MCM\_Type \*base, bool enable)  
Enables/Disables crossbar round robin.

**Parameters**

- base – MCM peripheral base address.
- enable – Used to enable/disable crossbar round robin.
  - **true** Enable crossbar round robin.
  - **false** disable crossbar round robin.

static inline void MCM\_EnableInterruptStatus(MCM\_Type \*base, uint32\_t mask)  
Enables the interrupt.

**Parameters**

- base – MCM peripheral base address.
- mask – Interrupt status flags mask(`mcm_interrupt_flag`).

static inline void MCM\_DisableInterruptStatus(MCM\_Type \*base, uint32\_t mask)  
Disables the interrupt.

**Parameters**

- base – MCM peripheral base address.
- mask – Interrupt status flags mask(`mcm_interrupt_flag`).

static inline uint16\_t MCM\_GetInterruptStatus(MCM\_Type \*base)  
Gets the Interrupt status .

**Parameters**

- base – MCM peripheral base address.

static inline void MCM\_ClearCacheWriteBufferErroStatus(MCM\_Type \*base)  
Clears the Interrupt status .

**Parameters**

- base – MCM peripheral base address.

static inline uint32\_t MCM\_GetBufferFaultAddress(MCM\_Type \*base)  
Gets buffer fault address.

**Parameters**

- base – MCM peripheral base address.

static inline void MCM\_GetBufferFaultAttribute(MCM\_Type \*base, *mcm\_buffer\_fault\_attribute\_t*  
\*bufferfault)

Gets buffer fault attributes.

**Parameters**

- base – MCM peripheral base address.

static inline uint32\_t MCM\_GetBufferFaultData(MCM\_Type \*base)  
Gets buffer fault data.

**Parameters**

- base – MCM peripheral base address.

static inline void MCM\_LimitCodeCachePeripheralWriteBuffering(MCM\_Type \*base, bool enable)  
Limit code cache peripheral write buffering.

**Parameters**

- base – MCM peripheral base address.
- enable – Used to enable/disable limit code cache peripheral write buffering.
  - **true** Enable limit code cache peripheral write buffering.
  - **false** disable limit code cache peripheral write buffering.

static inline void MCM\_BypassFixedCodeCacheMap(MCM\_Type \*base, bool enable)  
Bypass fixed code cache map.

**Parameters**

- base – MCM peripheral base address.
- enable – Used to enable/disable bypass fixed code cache map.
  - **true** Enable bypass fixed code cache map.
  - **false** disable bypass fixed code cache map.

static inline void MCM\_EnableCodeBusCache(MCM\_Type \*base, bool enable)  
Enables/Disables code bus cache.

**Parameters**

- base – MCM peripheral base address.
- enable – Used to disable/enable code bus cache.
  - **true** Enable code bus cache.
  - **false** disable code bus cache.

static inline void MCM\_ForceCodeCacheToNoAllocation(MCM\_Type \*base, bool enable)  
Force code cache to no allocation.

**Parameters**

- base – MCM peripheral base address.
- enable – Used to force code cache to allocation or no allocation.
  - **true** Force code cache to no allocation.
  - **false** Force code cache to allocation.

static inline void MCM\_EnableCodeCacheWriteBuffer(MCM\_Type \*base, bool enable)  
Enables/Disables code cache write buffer.

**Parameters**

- base – MCM peripheral base address.
- enable – Used to enable/disable code cache write buffer.
  - **true** Enable code cache write buffer.
  - **false** Disable code cache write buffer.

static inline void MCM\_ClearCodeBusCache(MCM\_Type \*base)  
Clear code bus cache.

**Parameters**

- base – MCM peripheral base address.

static inline void MCM\_EnablePcParityFaultReport(MCM\_Type \*base, bool enable)  
Enables/Disables PC Parity Fault Report.

**Parameters**

- base – MCM peripheral base address.
- enable – Used to enable/disable PC Parity Fault Report.
  - **true** Enable PC Parity Fault Report.
  - **false** disable PC Parity Fault Report.

static inline void MCM\_EnablePcParity(MCM\_Type \*base, bool enable)  
Enables/Disables PC Parity.

**Parameters**

- base – MCM peripheral base address.
- enable – Used to enable/disable PC Parity.
  - **true** Enable PC Parity.
  - **false** disable PC Parity.

static inline void MCM\_LockConfigState(MCM\_Type \*base)  
Lock the configuration state.

**Parameters**

- base – MCM peripheral base address.

static inline void MCM\_EnableCacheParityReporting(MCM\_Type \*base, bool enable)  
Enables/Disables cache parity reporting.

**Parameters**

- base – MCM peripheral base address.
- enable – Used to enable/disable cache parity reporting.
  - **true** Enable cache parity reporting.
  - **false** disable cache parity reporting.

static inline uint32\_t MCM\_GetLmemFaultAddress(MCM\_Type \*base)  
Gets LMEM fault address.

**Parameters**

- base – MCM peripheral base address.

static inline void MCM\_GetLmemFaultAttribute(MCM\_Type \*base, *mcm\_lmem\_fault\_attribute\_t* \*lmemFault)

Get LMEM fault attributes.

**Parameters**

- base – MCM peripheral base address.

static inline uint64\_t MCM\_GetLmemFaultData(MCM\_Type \*base)  
Gets LMEM fault data.

**Parameters**

- base – MCM peripheral base address.

MCM\_LMFATR\_TYPE\_MASK

MCM\_LMFATR\_MODE\_MASK

MCM\_LMFATR\_BUFF\_MASK

MCM\_LMFATR\_CACH\_MASK

MCM\_ISCR\_STAT\_MASK

FSL\_COMPONENT\_ID

union `_mcm_buffer_fault_attribute`

*#include <fsl\_mcm.h>* The union of buffer fault attribute.

### Public Members

uint32\_t attribute

Indicates the faulting attributes, when a properly-enabled cache write buffer error interrupt event is detected.

struct `_mcm_buffer_fault_attribute._mcm_buffer_fault_attribut` attribute\_memory

struct `_mcm_buffer_fault_attribut`

*#include <fsl\_mcm.h>*

### Public Members

uint32\_t busErrorDataAccessType

Indicates the type of cache write buffer access.

uint32\_t busErrorPrivilegeLevel

Indicates the privilege level of the cache write buffer access.

uint32\_t busErrorSize

Indicates the size of the cache write buffer access.

uint32\_t busErrorAccess

Indicates the type of system bus access.

uint32\_t busErrorMasterID

Indicates the crossbar switch bus master number of the captured cache write buffer bus error.

uint32\_t busErrorOverrun

Indicates if another cache write buffer bus error is detected.

union `_mcm_lmem_fault_attribute`

*#include <fsl\_mcm.h>* The union of LMEM fault attribute.

### Public Members

uint32\_t attribute

Indicates the attributes of the LMEM fault detected.

struct `_mcm_lmem_fault_attribute._mcm_lmem_fault_attribut` attribute\_memory

struct `_mcm_lmem_fault_attribut`

*#include <fsl\_mcm.h>*

**Public Members**

uint32\_t parityFaultProtectionSignal

Indicates the features of parity fault protection signal.

uint32\_t parityFaultMasterSize

Indicates the parity fault master size.

uint32\_t parityFaultWrite

Indicates the parity fault is caused by read or write.

uint32\_t backdoorAccess

Indicates the LMEM access fault is initiated by core access or backdoor access.

uint32\_t parityFaultSyndrome

Indicates the parity fault syndrome.

uint32\_t overrun

Indicates the number of faultss.

**2.43 MSCM: Miscellaneous System Control**

FSL\_MSCM\_DRIVER\_VERSION

MSCM driver version 2.0.0.

```
typedef struct _mscm_uid mscm_uid_t
```

```
static inline void MSCM_GetUID(MSCM_Type *base, mscm_uid_t *uid)
```

Get MSCM UID.

**Parameters**

- base – MSCM peripheral base address.
- uid – Pointer to an uid struct.

```
static inline void MSCM_SetSecureIrqParameter(MSCM_Type *base, const uint32_t parameter)
```

Set MSCM Secure Irq.

**Parameters**

- base – MSCM peripheral base address.
- parameter – Value to be write to SECURE\_IRQ.

```
static inline uint32_t MSCM_GetSecureIrq(MSCM_Type *base)
```

Get MSCM Secure Irq.

**Parameters**

- base – MSCM peripheral base address.

**Returns**

MSCM Secure Irq.

FSL\_COMPONENT\_ID

```
struct _mscm_uid
```

```
#include <fsl_mscm.h>
```

## 2.44 PIT: Periodic Interrupt Timer

void PIT\_Init(PIT\_Type \*base, const *pit\_config\_t* \*config)

Ungates the PIT clock, enables the PIT module, and configures the peripheral for basic operations.

---

**Note:** This API should be called at the beginning of the application using the PIT driver.

---

### Parameters

- base – PIT peripheral base address
- config – Pointer to the user's PIT config structure

void PIT\_Deinit(PIT\_Type \*base)

Gates the PIT clock and disables the PIT module.

### Parameters

- base – PIT peripheral base address

void PIT\_RTI\_Init(PIT\_Type \*base, const *pit\_config\_t* \*config)

Enables the PIT RTI module, and configures the peripheral for basic operations.

---

**Note:** The RTI might take several RTI clock cycles to get enabled or updated. Hence, you must wait for at least four RTI clock cycles after RTI configuration.

---

### Parameters

- base – PIT peripheral base address
- config – Pointer to the user's PIT config structure

static inline void PIT\_RTI\_Deinit(PIT\_Type \*base)

Disables the PIT RTI module.

### Parameters

- base – PIT peripheral base address

static inline void PIT\_GetDefaultConfig(*pit\_config\_t* \*config)

Fills in the PIT configuration structure with the default settings.

The default values are as follows.

```
config->enableRunInDebug = false;
```

### Parameters

- config – Pointer to the configuration structure.

static inline void PIT\_SetTimerChainMode(PIT\_Type \*base, *pit\_chnl\_t* channel, bool enable)

Enables or disables chaining a timer with the previous timer.

When a timer has a chain mode enabled, it only counts after the previous timer has expired. If the timer n-1 has counted down to 0, counter n decrements the value by one. Each timer is 32-bits, which allows the developers to chain timers together and form a longer timer (64-bits and larger). The first timer (timer 0) can't be chained to any other timer.

### Parameters

- base – PIT peripheral base address

- `channel` – Timer channel number which is chained with the previous timer
- `enable` – Enable or disable chain. `true`: Current timer is chained with the previous timer. `false`: Timer doesn't chain with other timers.

static inline void PIT\_EnableInterrupts(PIT\_Type \*base, *pit\_chnl\_t* channel, uint32\_t mask)  
Enables the selected PIT interrupts.

#### Parameters

- `base` – PIT peripheral base address
- `channel` – Timer channel number
- `mask` – The interrupts to enable. This is a logical OR of members of the enumeration `pit_interrupt_enable_t`

static inline void PIT\_DisableInterrupts(PIT\_Type \*base, *pit\_chnl\_t* channel, uint32\_t mask)  
Disables the selected PIT interrupts.

#### Parameters

- `base` – PIT peripheral base address
- `channel` – Timer channel number
- `mask` – The interrupts to disable. This is a logical OR of members of the enumeration `pit_interrupt_enable_t`

static inline uint32\_t PIT\_GetEnabledInterrupts(PIT\_Type \*base, *pit\_chnl\_t* channel)  
Gets the enabled PIT interrupts.

#### Parameters

- `base` – PIT peripheral base address
- `channel` – Timer channel number

#### Returns

The enabled interrupts. This is the logical OR of members of the enumeration `pit_interrupt_enable_t`

static inline void PIT\_EnableRtiInterrupts(PIT\_Type \*base, uint32\_t mask)  
Enables the PIT RTI interrupts.

#### Parameters

- `base` – PIT peripheral base address
- `mask` – The interrupts to enable. This is a logical OR of members of the enumeration `pit_rti_interrupt_enable_t`

static inline void PIT\_DisableRtiInterrupts(PIT\_Type \*base, uint32\_t mask)  
Disables the selected PIT RTI interrupts.

#### Parameters

- `base` – PIT peripheral base address
- `mask` – The interrupts to disable. This is a logical OR of members of the enumeration `pit_rti_interrupt_enable_t`

static inline uint32\_t PIT\_GetEnabledRtiInterrupts(PIT\_Type \*base)  
Gets the enabled PIT RTI interrupts.

#### Parameters

- `base` – PIT peripheral base address

**Returns**

The enabled interrupts. This is the logical OR of members of the enumeration `pit_rti_interrupt_enable_t`

```
static inline uint32_t PIT_GetStatusFlags(PIT_Type *base, pit_chnl_t channel)
```

Gets the PIT status flags.

**Parameters**

- `base` – PIT peripheral base address
- `channel` – Timer channel number

**Returns**

The status flags. This is the logical OR of members of the enumeration `pit_status_flags_t`

```
static inline void PIT_ClearStatusFlags(PIT_Type *base, pit_chnl_t channel, uint32_t mask)
```

Clears the PIT status flags.

**Parameters**

- `base` – PIT peripheral base address
- `channel` – Timer channel number
- `mask` – The status flags to clear. This is a logical OR of members of the enumeration `pit_status_flags_t`

```
static inline uint32_t PIT_GetRtiStatusFlags(PIT_Type *base)
```

Gets the PIT RTI flags.

**Parameters**

- `base` – PIT peripheral base address

**Returns**

The status flags. This is the logical OR of members of the enumeration `pit_rti_status_flags_t`

```
static inline void PIT_ClearRtiStatusFlags(PIT_Type *base, uint32_t mask)
```

Clears the PIT RTI status flags.

**Parameters**

- `base` – PIT peripheral base address
- `mask` – The status flags to clear. This is a logical OR of members of the enumeration `pit_rti_status_flags_t`

```
static inline uint32_t PIT_GetRtiSyncStatus(PIT_Type *base)
```

Reads the RTI timer load synchronization status.

In the case of the RTI timer load, it will take several cycles until this value is synchronized into the RTI clock domain.

**Parameters**

- `base` – PIT peripheral base address

**Returns**

The status flags. This is the logical OR of members of the enumeration `pit_rti_ldval_status_flags_t`

```
static inline void PIT_ClearRtiSyncStatus(PIT_Type *base)
```

Clears the RTI timer load synchronization status.

**Parameters**

- `base` – PIT peripheral base address

```
static inline void PIT_SetTimerPeriod(PIT_Type *base, pit_chnl_t channel, uint32_t count)
```

Sets the timer period in units of count.

Timers begin counting from the value set by this function until it reaches 0, then it generates an interrupt and load this register value again. Writing a new value to this register does not restart the timer. Instead, the value is loaded after the timer expires.

---

**Note:** Users can call the utility macros provided in `fsl_common.h` to convert to ticks.

---

#### Parameters

- `base` – PIT peripheral base address
- `channel` – Timer channel number
- `count` – Timer period in units of ticks

```
static inline uint32_t PIT_GetCurrentTimerCount(PIT_Type *base, pit_chnl_t channel)
```

Reads the current timer counting value.

This function returns the real-time timer counting value, in a range from 0 to a timer period.

---

**Note:** Users can call the utility macros provided in `fsl_common.h` to convert ticks to usec or msec.

---

#### Parameters

- `base` – PIT peripheral base address
- `channel` – Timer channel number

#### Returns

Current timer counting value in ticks

```
static inline void PIT_SetRtiTimerPeriod(PIT_Type *base, uint32_t count)
```

Sets the RTI timer period in units of count.

RTI timer begin counting from the value set by this function until it reaches 0, then it generates an interrupt and load this register value again. Writing a new value to this register does not restart the timer. Instead, the value is loaded after the timer expires.

---

**Note:** Users can call the utility macros provided in `fsl_common.h` to convert to ticks. it will take several cycles until this value is synchronized into the RTI clock domain. So, in user code, it is recommended to check the `RTI_LDVAL_STAT` register

```
PIT_ClearRtiSyncStatus(base);
PIT_SetRtiTimerPeriod(base, count);
while(kPIT_RtiLoadValueSyncFlag != (PIT_GetRtiSyncStatus(base)))
{
}
```

However, according to ERR050763, this is not reliable for dynamic load mode (User set a new counter period without restarting the timer). In such case, user shall manually check `PIT_GetRtiTimerCount()` to ensure the current timer expires and the new value was loaded.

---

#### Parameters

- `base` – PIT peripheral base address
- `count` – Timer period in units of ticks

```
static inline uint32_t PIT_GetRtiTimerCount(PIT_Type *base)
```

Reads the RTI timer counting value.

This function returns the real-time RTI timer counting value, in a range from 0 to a timer period.

---

**Note:** Users can call the utility macros provided in `fsl_common.h` to convert ticks to usec or msec.

---

#### Parameters

- `base` – PIT peripheral base address

#### Returns

RTI timer counting value in ticks

```
static inline void PIT_StartTimer(PIT_Type *base, pit_chnl_t channel)
```

Starts the timer counting.

After calling this function, timers load period value, count down to 0 and then load the respective start value again. Each time a timer reaches 0, it generates a trigger pulse and sets the timeout interrupt flag.

#### Parameters

- `base` – PIT peripheral base address
- `channel` – Timer channel number.

```
static inline void PIT_StopTimer(PIT_Type *base, pit_chnl_t channel)
```

Stops the timer counting.

This function stops every timer counting. Timers reload their periods respectively after the next time they call the `PIT_DRV_StartTimer`.

#### Parameters

- `base` – PIT peripheral base address
- `channel` – Timer channel number.

```
static inline void PIT_StartRtiTimer(PIT_Type *base)
```

Starts the RTI timer counting.

After calling this function, RTI timer load period value, count down to 0 and then load the respective start value again. Each time RTI timer reaches 0, it generates a trigger pulse and sets the timeout interrupt flag.

#### Parameters

- `base` – PIT peripheral base address

```
static inline void PIT_StopRtiTimer(PIT_Type *base)
```

Stops the RTI timer counting.

This function stops every RTI timer counting. RTI timer reloads its periods respectively after the next time it call the `PIT_DRV_StartRtiTimer`.

#### Parameters

- `base` – PIT peripheral base address

FSL\_PIT\_DRIVER\_VERSION

PIT Driver Version 2.2.0.

enum `_pit_chnl`

List of PIT channels.

---

**Note:** Actual number of available channels is SoC dependent

---

*Values:*

enumerator `kPIT_Chnl_0`  
PIT channel number 0

enumerator `kPIT_Chnl_1`  
PIT channel number 1

enumerator `kPIT_Chnl_2`  
PIT channel number 2

enumerator `kPIT_Chnl_3`  
PIT channel number 3

enum `_pit_interrupt_enable`

List of PIT interrupts.

*Values:*

enumerator `kPIT_TimerInterruptEnable`  
Timer interrupt enable

enum `_pit_status_flags`

List of PIT status flags.

*Values:*

enumerator `kPIT_TimerFlag`  
Timer flag

enum `_pit_rti_interrupt_enable`

List of PIT RTI interrupts.

*Values:*

enumerator `kPIT_RtiTimerInterruptEnable`  
Real time interrupt enable

enum `_pit_rti_status_flags`

List of PIT RTI status flags.

*Values:*

enumerator `kPIT_RtiTimerFlag`  
Real time interrupt flag

enum `_pit_rti_ldval_status_flags`

List of PIT RTI timer load value sync status flags.

*Values:*

enumerator `kPIT_RtiLoadValueSyncFlag`

typedef enum `_pit_chnl` `pit_chnl_t`

List of PIT channels.

---

**Note:** Actual number of available channels is SoC dependent

---

```
typedef enum _pit_interrupt_enable pit_interrupt_enable_t
```

List of PIT interrupts.

```
typedef enum _pit_status_flags pit_status_flags_t
```

List of PIT status flags.

```
typedef enum _pit_rti_interrupt_enable pit_rti_interrupt_enable_t
```

List of PIT RTI interrupts.

```
typedef enum _pit_rti_status_flags pit_rti_status_flags_t
```

List of PIT RTI status flags.

```
typedef enum _pit_rti_ldval_status_flags pit_rti_ldval_status_flags_t
```

List of PIT RTI timer load value sync status flags.

```
typedef struct _pit_config pit_config_t
```

PIT configuration structure.

This structure holds the configuration settings for the PIT peripheral. To initialize this structure to reasonable defaults, call the `PIT_GetDefaultConfig()` function and pass a pointer to your config structure instance.

The configuration structure can be made constant so it resides in flash.

```
uint64_t PIT_GetLifetimeTimerCount(PIT_Type *base)
```

Reads the current lifetime counter value.

The lifetime timer is a 64-bit timer which chains timer 0 and timer 1 together. Timer 0 and 1 are chained by calling the `PIT_SetTimerChainMode` before using this timer. The period of lifetime timer is equal to the “period of timer 0 \* period of timer 1”. For the 64-bit value, the higher 32-bit has the value of timer 1, and the lower 32-bit has the value of timer 0.

#### Parameters

- `base` – PIT peripheral base address

#### Returns

Current lifetime timer value

```
struct _pit_config
```

*#include <fsl\_pit.h>* PIT configuration structure.

This structure holds the configuration settings for the PIT peripheral. To initialize this structure to reasonable defaults, call the `PIT_GetDefaultConfig()` function and pass a pointer to your config structure instance.

The configuration structure can be made constant so it resides in flash.

#### Public Members

```
bool enableRunInDebug
```

true: Timers run in debug mode; false: Timers stop in debug mode

## 2.45 QSPI: Quad Serial Peripheral Interface

## 2.46 Quad Serial Peripheral Interface Driver

```
uint32_t QSPI_GetInstance(QuadSPI_Type *base)
```

Get the instance number for QSPI.

#### Parameters

- base – QSPI base pointer.

```
void QSPI_Init(QuadSPI_Type *base, qspi_config_t *config, uint32_t srcClock_Hz)
```

Initializes the QSPI module and internal state.

This function enables the clock for QSPI and also configures the QSPI with the input configuration parameters. Users should call this function before any QSPI operations.

#### Parameters

- base – Pointer to QuadSPI Type.
- config – QSPI configure structure.
- srcClock\_Hz – QSPI source clock frequency in Hz.

```
void QSPI_GetDefaultQspiConfig(qspi_config_t *config)
```

Gets default settings for QSPI.

#### Parameters

- config – QSPI configuration structure.

```
void QSPI_Deinit(QuadSPI_Type *base)
```

Deinitializes the QSPI module.

Clears the QSPI state and QSPI module registers.

#### Parameters

- base – Pointer to QuadSPI Type.

```
void QSPI_SetFlashConfig(QuadSPI_Type *base, qspi_flash_config_t *config)
```

Configures the serial flash parameter.

This function configures the serial flash relevant parameters, such as the size, command, and so on. The flash configuration value cannot have a default value. The user needs to configure it according to the QSPI features.

#### Parameters

- base – Pointer to QuadSPI Type.
- config – Flash configuration parameters.

```
void QSPI_SetDelayChainConfig(QuadSPI_Type *base, qspi_delay_chain_config_t *config)
```

Configures the delay chain parameter.

This function configures the slave delay chain.

#### Parameters

- base – Pointer to QuadSPI Type.
- config – Delay chain configuration parameters.

```
void QSPI_SoftwareReset(QuadSPI_Type *base)
```

Software reset for the QSPI logic.

This function sets the software reset flags for both AHB and buffer domain and resets both AHB buffer and also IP FIFOs.

#### Parameters

- base – Pointer to QuadSPI Type.

static inline void QSPI\_Enable(QuadSPI\_Type \*base, bool enable)

Enables or disables the QSPI module.

**Parameters**

- base – Pointer to QuadSPI Type.
- enable – True means enable QSPI, false means disable.

static inline uint32\_t QSPI\_GetStatusFlags(QuadSPI\_Type \*base)

Gets the state value of QSPI.

**Parameters**

- base – Pointer to QuadSPI Type.

**Returns**

status flag, use status flag to AND `_qspi_flags` could get the related status.

static inline uint32\_t QSPI\_GetErrorStatusFlags(QuadSPI\_Type \*base)

Gets QSPI error status flags.

**Parameters**

- base – Pointer to QuadSPI Type.

**Returns**

status flag, use status flag to AND `_qspi_error_flags` could get the related status.

static inline void QSPI\_ClearErrorFlag(QuadSPI\_Type \*base, uint32\_t mask)

Clears the QSPI error flags.

**Parameters**

- base – Pointer to QuadSPI Type.
- mask – Which kind of QSPI flags to be cleared, a combination of `_qspi_error_flags`.

static inline void QSPI\_EnableInterrupts(QuadSPI\_Type \*base, uint32\_t mask)

Enables the QSPI interrupts.

**Parameters**

- base – Pointer to QuadSPI Type.
- mask – QSPI interrupt source.

static inline void QSPI\_DisableInterrupts(QuadSPI\_Type \*base, uint32\_t mask)

Disables the QSPI interrupts.

**Parameters**

- base – Pointer to QuadSPI Type.
- mask – QSPI interrupt source.

static inline void QSPI\_EnableDMA(QuadSPI\_Type \*base, uint32\_t mask, bool enable)

Enables the QSPI DMA source.

**Parameters**

- base – Pointer to QuadSPI Type.
- mask – QSPI DMA source.
- enable – True means enable DMA, false means disable.

```
static inline uint32_t QSPI_GetTxDataRegisterAddress(QuadSPI_Type *base)
```

Gets the Tx data register address. It is used for DMA operation.

**Parameters**

- base – Pointer to QuadSPI Type.

**Returns**

QSPI Tx data register address.

```
uint32_t QSPI_GetRxDataRegisterAddress(QuadSPI_Type *base)
```

Gets the Rx data register address used for DMA operation.

This function returns the Rx data register address or Rx buffer address according to the Rx read area settings.

**Parameters**

- base – Pointer to QuadSPI Type.

**Returns**

QSPI Rx data register address.

```
static inline void QSPI_SetIPCommandAddress(QuadSPI_Type *base, uint32_t addr)
```

Sets the IP command address.

**Parameters**

- base – Pointer to QuadSPI Type.
- addr – IP command address.

```
static inline void QSPI_SetIPCommandSize(QuadSPI_Type *base, uint32_t size)
```

Sets the IP command size.

**Parameters**

- base – Pointer to QuadSPI Type.
- size – IP command size.

```
void QSPI_ExecuteIPCommand(QuadSPI_Type *base, uint32_t index)
```

Executes IP commands located in LUT table.

**Parameters**

- base – Pointer to QuadSPI Type.
- index – IP command located in which LUT table index.

```
void QSPI_ExecuteAHBCommand(QuadSPI_Type *base, uint32_t index)
```

Executes AHB commands located in LUT table.

**Parameters**

- base – Pointer to QuadSPI Type.
- index – AHB command located in which LUT table index.

```
static inline void QSPI_EnableIPParallelMode(QuadSPI_Type *base, bool enable)
```

Enables/disables the QSPI IP command parallel mode.

**Parameters**

- base – Pointer to QuadSPI Type.
- enable – True means enable parallel mode, false means disable parallel mode.

```
static inline void QSPI_EnableAHBParallelMode(QuadSPI_Type *base, bool enable)
```

Enables/disables the QSPI AHB command parallel mode.

**Parameters**

- base – Pointer to QuadSPI Type.
- enable – True means enable parallel mode, false means disable parallel mode.

```
void QSPI_UpdateLUT(QuadSPI_Type *base, uint32_t index, uint32_t *cmd)
```

Updates the LUT table.

**Parameters**

- base – Pointer to QuadSPI Type.
- index – Which LUT index needs to be located. It should be an integer divided by 4.
- cmd – Command sequence array.

```
static inline void QSPI_ClearFifo(QuadSPI_Type *base, uint32_t mask)
```

Clears the QSPI FIFO logic.

**Parameters**

- base – Pointer to QuadSPI Type.
- mask – Which kind of QSPI FIFO to be cleared.

```
static inline void QSPI_ClearCommandSequence(QuadSPI_Type *base, qspi_command_seq_t seq)
```

@ brief Clears the command sequence for the IP/buffer command.

This function can reset the command sequence.

**Parameters**

- base – QSPI base address.
- seq – Which command sequence need to reset, IP command, buffer command or both.

```
void QSPI_SetReadDataArea(QuadSPI_Type *base, qspi_read_area_t area)
```

@ brief Set the RX buffer readout area.

This function can set the RX buffer readout, from AHB bus or IP Bus.

**Parameters**

- base – QSPI base address.
- area – QSPI Rx buffer readout area. AHB bus buffer or IP bus buffer.

```
void QSPI_WriteBlocking(QuadSPI_Type *base, const uint32_t *buffer, size_t size)
```

Sends a buffer of data bytes using a blocking method.

---

**Note:** This function blocks via polling until all bytes have been sent.

---

**Parameters**

- base – QSPI base pointer
- buffer – The data bytes to send
- size – The number of data bytes to send

```
static inline void QSPI_WriteData(QuadSPI_Type *base, uint32_t data)
```

Writes data into FIFO.

#### Parameters

- base – QSPI base pointer
- data – The data bytes to send

```
void QSPI_ReadBlocking(QuadSPI_Type *base, uint32_t *buffer, size_t size)
```

Receives a buffer of data bytes using a blocking method.

---

**Note:** This function blocks via polling until all bytes have been sent. Users shall notice that this receive size shall not bigger than 64 bytes. As this interface is used to read flash status registers. For flash contents read, please use AHB bus read, this is much more efficiency.

---

#### Parameters

- base – QSPI base pointer
- buffer – The data bytes to send
- size – The number of data bytes to receive

```
uint32_t QSPI_ReadData(QuadSPI_Type *base)
```

Receives data from data FIFO.

#### Parameters

- base – QSPI base pointer

#### Returns

The data in the FIFO.

```
static inline void QSPI_TransferSendBlocking(QuadSPI_Type *base, qspi_transfer_t *xfer)
```

Writes data to the QSPI transmit buffer.

This function writes a continuous data to the QSPI transmit FIFO. This function is a block function and can return only when finished. This function uses polling methods.

#### Parameters

- base – Pointer to QuadSPI Type.
- xfer – QSPI transfer structure.

```
static inline void QSPI_TransferReceiveBlocking(QuadSPI_Type *base, qspi_transfer_t *xfer)
```

Reads data from the QSPI receive buffer in polling way.

This function reads continuous data from the QSPI receive buffer/FIFO. This function is a blocking function and can return only when finished. This function uses polling methods. Users shall notice that this receive size shall not bigger than 64 bytes. As this interface is used to read flash status registers. For flash contents read, please use AHB bus read, this is much more efficiency.

#### Parameters

- base – Pointer to QuadSPI Type.
- xfer – QSPI transfer structure.

```
FSL_QSPI_DRIVER_VERSION
```

QSPI driver version.

Status structure of QSPI.

*Values:*

enumerator kStatus\_QSPI\_Idle  
QSPI is in idle state

enumerator kStatus\_QSPI\_Busy  
QSPI is busy

enumerator kStatus\_QSPI\_Error  
Error occurred during QSPI transfer

enum \_qspi\_read\_area  
QSPI read data area, from IP FIFO or AHB buffer.

*Values:*

enumerator kQSPI\_ReadAHB  
QSPI read from AHB buffer.

enumerator kQSPI\_ReadIP  
QSPI read from IP FIFO.

enum \_qspi\_command\_seq  
QSPI command sequence type.

*Values:*

enumerator kQSPI\_IPSeq  
IP command sequence

enumerator kQSPI\_BufferSeq  
Buffer command sequence

enumerator kQSPI\_AllSeq

enum \_qspi\_fifo  
QSPI buffer type.

*Values:*

enumerator kQSPI\_TxFifo  
QSPI Tx FIFO

enumerator kQSPI\_RxFifo  
QSPI Rx FIFO

enumerator kQSPI\_AllFifo  
QSPI all FIFO, including Tx and Rx

enum \_qspi\_error\_flags  
QSPI error flags.

*Values:*

enumerator kQSPI\_DataLearningFail  
Data learning pattern failure flag

enumerator kQSPI\_TxBufferFill  
Tx buffer fill flag

enumerator kQSPI\_TxBufferUnderrun  
Tx buffer underrun flag

enumerator kQSPI\_IllegalInstruction  
 Illegal instruction error flag

enumerator kQSPI\_RxBufferOverflow  
 Rx buffer overflow flag

enumerator kQSPI\_RxBufferDrain  
 Rx buffer drain flag

enumerator kQSPI\_AHBSequenceError  
 AHB sequence error flag

enumerator kQSPI\_AHBBufferOverflow  
 AHB buffer overflow flag

enumerator kQSPI\_IPCommandUsageError  
 IP command usage error flag

enumerator kQSPI\_IPCommandTriggerDuringAHBAccess  
 IP command trigger during AHB access error

enumerator kQSPI\_IPCommandTriggerDuringIPAccess  
 IP command trigger cannot be executed

enumerator kQSPI\_IPCommandTriggerDuringAHBGrant  
 IP command trigger during AHB grant error

enumerator kQSPI\_IPCommandTransactionFinished  
 IP command transaction finished flag

enumerator kQSPI\_FlagAll  
 All error flag

enum \_qspi\_flags  
 QSPI state bit.

*Values:*

enumerator kQSPI\_DataLearningSamplePoint  
 Data learning sample point

enumerator kQSPI\_TxBufferFull  
 Tx buffer full flag

enumerator kQSPI\_TxBufferEnoughData  
 Tx buffer enough data available

enumerator kQSPI\_RxDMA  
 Rx DMA is requesting or running

enumerator kQSPI\_RxBufferFull  
 Rx buffer full

enumerator kQSPI\_RxWatermark  
 Rx buffer watermark exceeded

enumerator kQSPI\_AHB3BufferFull  
 AHB buffer 3 full

enumerator kQSPI\_AHB2BufferFull  
 AHB buffer 2 full

enumerator kQSPI\_AHB1BufferFull  
AHB buffer 1 full

enumerator kQSPI\_AHB0BufferFull  
AHB buffer 0 full

enumerator kQSPI\_AHB3BufferNotEmpty  
AHB buffer 3 not empty

enumerator kQSPI\_AHB2BufferNotEmpty  
AHB buffer 2 not empty

enumerator kQSPI\_AHB1BufferNotEmpty  
AHB buffer 1 not empty

enumerator kQSPI\_AHB0BufferNotEmpty  
AHB buffer 0 not empty

enumerator kQSPI\_AHBTransactionPending  
AHB access transaction pending

enumerator kQSPI\_AHBCommandPriorityGranted  
AHB command priority granted

enumerator kQSPI\_AHBAccess  
AHB access

enumerator kQSPI\_IPAccess  
IP access

enumerator kQSPI\_Busy  
Module busy

enumerator kQSPI\_StateAll  
All flags

enum \_qspi\_interrupt\_enable  
QSPI interrupt enable.

*Values:*

enumerator kQSPI\_DataLearningFailInterruptEnable  
Data learning pattern failure interrupt enable

enumerator kQSPI\_TxBufferFillInterruptEnable  
Tx buffer fill interrupt enable

enumerator kQSPI\_TxBufferUnderrunInterruptEnable  
Tx buffer underrun interrupt enable

enumerator kQSPI\_IllegalInstructionInterruptEnable  
Illegal instruction error interrupt enable

enumerator kQSPI\_RxBufferOverflowInterruptEnable  
Rx buffer overflow interrupt enable

enumerator kQSPI\_RxBufferDrainInterruptEnable  
Rx buffer drain interrupt enable

enumerator kQSPI\_AHBSequenceErrorInterruptEnable  
AHB sequence error interrupt enable

enumerator kQSPI\_AHBBufferOverflowInterruptEnable  
AHB buffer overflow interrupt enable

enumerator kQSPI\_IPCommandUsageErrorInterruptEnable  
IP command usage error interrupt enable

enumerator kQSPI\_IPCommandTriggerDuringAHBAccessInterruptEnable  
IP command trigger during AHB access error

enumerator kQSPI\_IPCommandTriggerDuringIPAccessInterruptEnable  
IP command trigger cannot be executed

enumerator kQSPI\_IPCommandTriggerDuringAHBGrantInterruptEnable  
IP command trigger during AHB grant error

enumerator kQSPI\_IPCommandTransactionFinishedInterruptEnable  
IP command transaction finished interrupt enable

enumerator kQSPI\_AllInterruptEnable  
All error interrupt enable

enum \_qspi\_dma\_enable  
QSPI DMA request flag.  
*Values:*

enumerator kQSPI\_RxBufferDrainDMAEnable  
Rx buffer drain DMA

enumerator kQSPI\_AllDDMAEnable

enum \_qspi\_dqs\_phrase\_shift  
Phrase shift number for DQS mode.  
*Values:*

enumerator kQSPI\_DQSNoPhraseShift  
No phase shift

enumerator kQSPI\_DQSPhraseShift45Degree  
Select 45 degree phase shift

enumerator kQSPI\_DQSPhraseShift90Degree  
Select 90 degree phase shift

enumerator kQSPI\_DQSPhraseShift135Degree  
Select 135 degree phase shift

enum \_qspi\_dqs\_read\_sample\_clock  
Qspi read sampling option.  
*Values:*

enumerator kQSPI\_ReadSampleClkInternalLoopback  
Read sample clock adopts internal loopback mode.

enumerator kQSPI\_ReadSampleClkLoopbackFromDqsPad  
Dummy Read strobe generated by QSPI Controller and loopback from DQS pad.

enumerator kQSPI\_ReadSampleClkExternalInputFromDqsPad  
Flash provided Read strobe and input from DQS pad.

typedef enum \_qspi\_read\_area qspi\_read\_area\_t  
QSPI read data area, from IP FIFO or AHB buffer.

`typedef enum _qspi_command_seq qspi_command_seq_t`  
    QSPI command sequence type.

`typedef enum _qspi_fifo qspi_fifo_t`  
    QSPI buffer type.

`typedef enum _qspi_dqs_phrase_shift qspi_dqs_phrase_shift_t`  
    Phrase shift number for DQS mode.

`typedef enum _qspi_dqs_read_sample_clock qspi_dqs_read_sample_clock_t`  
    Qspi read sampling option.

`typedef struct QspiDQSConfig qspi_dqs_config_t`  
    DQS configure features.

`typedef struct QspiFlashTiming qspi_flash_timing_t`  
    Flash timing configuration.

`typedef struct QspiConfig qspi_config_t`  
    QSPI configuration structure.

`typedef struct _qspi_flash_config qspi_flash_config_t`  
    External flash configuration items.

`typedef struct _qspi_transfer qspi_transfer_t`  
    Transfer structure for QSPI.

`typedef struct _ip_command_config ip_command_config_t`  
    16-bit access reg for IPCR register

`typedef struct _qspi_delay_chain_config qspi_delay_chain_config_t`  
    Slave delay chain configuration items.

QSPI\_LUT\_SEQ(cmd0, pad0, op0, cmd1, pad1, op1)  
    Macro functions for LUT table.

QSPI\_CMD  
    Macro for QSPI LUT command.

QSPI\_ADDR

QSPI\_DUMMY

QSPI\_MODE

QSPI\_MODE2

QSPI\_MODE4

QSPI\_READ

QSPI\_WRITE

QSPI\_JMP\_ON\_CS

QSPI\_ADDR\_DDR

QSPI\_MODE\_DDR

QSPI\_MODE2\_DDR

QSPI\_MODE4\_DDR

QSPI\_READ\_DDR

QSPI\_WRITE\_DDR

QSPI\_DATA\_LEARN

QSPI\_CMD\_DDR

QSPI\_CADDR

QSPI\_CADDR\_DDR

QSPI\_STOP

QSPI\_PAD\_1

Macro for QSPI PAD.

QSPI\_PAD\_2

QSPI\_PAD\_4

QSPI\_PAD\_8

struct QspiDQSConfig

*#include <fsl\_qspi.h>* DQS configure features.

#### Public Members

uint32\_t portADelayTapNum

Delay chain tap number selection for QSPI port A DQS

*qspi\_dqs\_phrase\_shift\_t* shift

Phase shift for internal DQS generation

*qspi\_dqs\_read\_sample\_clock\_t* rxSampleClock

Read sample clock for Dqs.

bool enableDQSClkInverse

Enable inverse clock for internal DQS generation

struct QspiFlashTiming

*#include <fsl\_qspi.h>* Flash timing configuration.

#### Public Members

uint32\_t dataHoldTime

Serial flash data in hold time

uint32\_t CSHoldTime

Serial flash CS hold time in terms of serial flash clock cycles

uint32\_t CSSetupTime

Serial flash CS setup time in terms of serial flash clock cycles

struct QspiConfig

*#include <fsl\_qspi.h>* QSPI configuration structure.

**Public Members**

uint8\_t txWatermark  
QSPI transmit watermark value

uint8\_t rxWatermark  
QSPI receive watermark value.

uint32\_t AHBbufferSize[1]  
AHB buffer size.

uint8\_t AHBbufferMaster[1]  
AHB buffer master.

bool enableAHBbuffer3AllMaster  
Is AHB buffer3 for all master.

qspi\_read\_area\_t area  
Which area Rx data readout

bool enableQspi  
Enable QSPI after initialization

struct \_\_qspi\_flash\_config  
*#include <fsl\_qspi.h>* External flash configuration items.

**Public Members**

uint32\_t flashA1Size  
Flash A1 size

uint32\_t flashA2Size  
Flash A2 size

uint32\_t flashB1Size  
Flash B1 size

uint32\_t flashB2Size  
Flash B2 size

uint32\_t lookuptable[1]  
Flash command in LUT

uint32\_t CSHoldTime  
CS line hold time

uint32\_t CSSetupTime  
CS line setup time

uint32\_t cloumnspace  
Column space size

uint32\_t dataLearnValue  
Data Learn value if enable data learn

bool enableWordAddress  
If enable word address.

struct \_\_qspi\_transfer  
*#include <fsl\_qspi.h>* Transfer structure for QSPI.

**Public Members**

```
uint32_t *data
    Pointer to data to transmit

size_t dataSize
    Bytes to be transmit

struct __ip_command_config
    #include <fsl_qspi.h> 16-bit access reg for IPCR register

struct __qspi_delay_chain_config
    #include <fsl_qspi.h> Slave delay chain configuration items.
```

**Public Members**

```
bool highFreqDelay
    Selects delay chain for low/high frequency of operation.

union IPCR_REG
```

**Public Members**

```
__IO uint32_t IPCR
    IP Configuration Register

struct __ip_command_config BITFIELD

struct BITFIELD
```

**Public Members**

```
__IO uint16_t IDATZ
    16-bit access for IDATZ field in IPCR register

__IO uint8_t RESERVED_0
    8-bit access for RESERVED_0 field in IPCR register

__IO uint8_t SEQID
    8-bit access for SEQID field in IPCR register
```

## 2.47 RTC: Real Time Clock

FSL\_RTC\_DRIVER\_VERSION

Version 2.0.0

MINIMUM\_RTCVAL

Minimum RTC compare value. Program RTCVAL register with the value greater than 4 if RTCF related \ functionality is required

MINIMUM\_APIVAL

Minimum API compare value. Program APIVAL register with the value greater than 4 if APIF related \ functionality is required

enum \_rtc\_clock\_divide

List of RTC clock divide.

*Values:*

enumerator kRTC\_ClockDivide1  
Clock divide 1

enumerator kRTC\_ClockDivide32  
Clock divide 32

enumerator kRTC\_ClockDivide512  
Clock divide 512

enumerator kRTC\_ClockDivide16384  
Clock divide 16384

enum \_rtc\_interrupt\_enable

List of RTC interrupts.

*Values:*

enumerator kRTC\_APIInterruptEnable  
API interrupt enable, bit 14

enumerator kRTC\_AutonomousPeriodicInterruptEnable  
Autonomous periodic interrupt enable, bit 15

enumerator kRTC\_CounterRollOverInterruptEnable  
Counter roll over interrupt Enable, bit 28

enumerator kRTC\_RTCInterruptEnable  
RTC interrupt enable, bit 30

enumerator kRTC\_AllInterruptEnable  
All interrupt enable

enum \_RTC\_status\_flags

List of RTC Interrupt flags.

*Values:*

enumerator kRTC\_CounterRollOverInterruptFlag  
Counter roll over interrupt flag, bit 10.

enumerator kRTC\_APIInterruptFlag  
API interrupt flag, bit 13.

enumerator kRTC\_InvalidAPIFlag  
Invalid APIVAL write flag, bit 17.

enumerator kRTC\_InvalidRTCFlag  
Invalid RTCVAL write flag, bit 18.

enumerator kRTC\_RTCInterruptFlag  
RTC interrupt flag, bit 29.

enumerator kRTC\_AllInterruptFlags  
All interrupt flags

enumerator kRTC\_AllStatusFlags  
All status flags

enum `rtc_callback_type_t`

Callback type when registering for a callback. It tells the call back is RTC, API or counter roll over call back.

*Values:*

enumerator `kRTC_APICallback`

API interrupt callback

enumerator `kRTC_CounterRollOverCallback`

Counter roll over interrupt callback

enumerator `kRTC_RTCCallback`

RTC interrupt callback

typedef enum `_rtc_clock_divide` `rtc_clock_divide_t`

List of RTC clock divide.

typedef enum `_rtc_interrupt_enable` `rtc_interrupt_enable_t`

List of RTC interrupts.

typedef enum `_RTC_status_flags` `rtc_status_flags_t`

List of RTC Interrupt flags.

typedef struct `_rtc_config` `rtc_config_t`

RTC config structure.

This structure holds the configuration settings for the RTC peripheral. To initialize this structure to reasonable defaults, call the `RTC_GetDefaultConfig()` function and pass a pointer to your config structure instance.

typedef void (`*rtc_callback_t`)(`rtc_callback_type_t` type)

RTC callback function.

struct `_rtc_config`

*#include* `<fsl_rtc.h>` RTC config structure.

This structure holds the configuration settings for the RTC peripheral. To initialize this structure to reasonable defaults, call the `RTC_GetDefaultConfig()` function and pass a pointer to your config structure instance.

## 2.48 SAR\_ADC: SAR\_ADC Module

void `ADC_GetDefaultConfig`(`adc_config_t *config`)

This function is used to get available predefined configurations for the ADC initialization.

### Parameters

- `config` – Pointer to the ADC configuration structure, please refer to `adc_config_t` for details.

void `ADC_Init`(`ADC_Type *base`, const `adc_config_t *config`)

This function is used to initialize the ADC.

### Parameters

- `base` – ADC peripheral base address.
- `config` – Pointer to the ADC configuration structure, please refer to `adc_config_t` for details.

```
void ADC_Deinit(ADC_Type *base)
```

This function is used to de-initialize the ADC.

#### Parameters

- `base` – ADC peripheral base address.

```
static inline void ADC_SetPowerDownMode(ADC_Type *base, bool enable)
```

This function is used to enter or exit power-down mode.

After the release of the reset, the ADC analog module will be kept in power-down mode by default. The power-down mode can be set anytime. However, ADC can enter the power-down mode successfully only after completion of an ongoing conversion (if there is one). In scan mode, the ongoing operation should be aborted manually before or after switching mode. If the power-down mode is entered by setting MCR[PWDN], the process running in the previous mode must be restarted manually (by setting the appropriate START bit in the MCR register) after exiting power-down mode.

---

**Note:** After setting the ADC mode, it is recommended to use the function `ADC_GetAdcState` to query whether the ADC has correctly entered the mode.

---

#### Parameters

- `base` – ADC peripheral base address.
- `enable` – Indicates whether to enter or exit power-down mode.
  - **true** Request to enter power-down mode.
  - **false** When ADC status is in power-down mode (MSR[ADCSTATUS] = 001b), start ADC transition to IDLE mode.

```
static inline void ADC_SetOperatingClock(ADC_Type *base, adc_clock_frequency_t clockSelect)
```

This function is used to select the ADC operating clock.

---

**Note:** Needs to enter power-down mode before changing the ADC internal operating clock.

---

#### Parameters

- `base` – ADC peripheral base address.
- `clockSelect` – ADC clock frequency selection, please refer to `adc_clock_frequency_t` for details.

```
static inline void ADC_SetAdcSpeedMode(ADC_Type *base, adc_speed_mode_t speedMode)
```

This function is used to set the ADC speed mode.

#### Parameters

- `base` – ADC peripheral base address.
- `speedMode` – ADC speed mode selection, please refer to `adc_speed_mode_t` for details.

```
static inline adc_state_t ADC_GetAdcState(ADC_Type *base)
```

This function is used to get the ADC state.

#### Parameters

- `base` – ADC peripheral base address.

#### Returns

ADC state, for possible states, please refer to `adc_state_t` for details.

static inline bool ADC\_CheckAutoClockOffEnabled(ADC\_Type \*base)

This function is used to check whether the ADC auto clock-off feature has been enabled or not.

**Parameters**

- base – ADC peripheral base address.

**Returns**

ADC auto clock-off feature status.

- **true** Auto clock-off feature has been enabled.
- **false** Auto clock-off feature has not been enabled.

static inline uint8\_t ADC\_GetCurrentConvertedChannelId(ADC\_Type \*base)

This function is used to get the ID of the channel that is currently being converted.

**Parameters**

- base – ADC peripheral base address.

**Returns**

ADC channel ID that is currently being converted.

static inline bool ADC\_CheckSelfTestConvInProgress(ADC\_Type \*base)

This function is used to check whether the self-test conversion is in process or not.

**Parameters**

- base – ADC peripheral base address.

**Returns**

Self-test conversion status.

- **true** Self-test conversion is in process.
- **false** Self-test conversion is not in process.

static inline bool ADC\_CheckBctuConvStatus(ADC\_Type \*base)

This function is used to check whether the BCTU conversion was started.

**Parameters**

- base – ADC peripheral base address.

**Returns**

BCTU conversion status.

- **true** Ongoing conversion was triggered by BCTU.
- **false** Conversion was not triggered by BCTU.

static inline bool ADC\_CheckInjectConvInProgress(ADC\_Type \*base)

This function is used to check whether the inject conversion is in process or not.

**Parameters**

- base – ADC peripheral base address.

**Returns**

Inject conversion status.

- **true** Inject conversion is in process.
- **false** Inject conversion is not in process.

static inline bool ADC\_CheckInjectConvAborted(ADC\_Type \*base)

This function is used to check whether the inject conversion has been aborted or not.

**Parameters**

- **base** – ADC peripheral base address.

**Returns**

Inject conversion abort status.

- **true** Injected conversion has been aborted.
- **false** Injected conversion has not been aborted.

static inline bool ADC\_CheckNormalConvInProgress(ADC\_Type \*base)

This function is used to check whether the normal conversion is in process or not.

**Parameters**

- **base** – ADC peripheral base address.

**Returns**

Normal conversion status.

- **true** Normal conversion is in process.
- **false** Normal conversion is not in process.

static inline bool ADC\_CheckCalibrationBusy(ADC\_Type \*base)

This function is used to check whether the ADC is executing calibration or ready for use.

**Parameters**

- **base** – ADC peripheral base address.

**Returns**

Calibration process status.

- **true** ADC is busy in a calibration process.
- **false** ADC is ready for use.

static inline bool ADC\_CheckCalibrationFailed(ADC\_Type \*base)

This function is used to check whether the calibration has failed or passed.

---

**Note:** When the user clears the calibration failed status and then reads the status, it will display the calibration passed. At this time, the calibration may not be successful. The user must read the MSR[CALBUSY] bit by function ADC\_CheckCalibrationBusy to perform a double check.

---

**Returns**

Normal conversion status.

- **true** Calibration failed.
- **false** Calibration passed (must be checked with CALBUSY = 0b).

static inline void ADC\_ClearCalibrationFailedFlag(ADC\_Type \*base)

This function is used to clear the flag of calibration.

**Parameters**

- **base** – ADC peripheral base address.

static inline bool ADC\_CheckCalibrationSuccessful(ADC\_Type \*base)

This function is used to check whether the calibration is successful or not.

**Parameters**

- **base** – ADC peripheral base address.

**Returns**

Normal conversion status.

- **true** Calibrated or calibration successful.
- **false** Uncalibrated or calibration unsuccessful.

void ADC\_SetConvChainConfig(ADC\_Type \*base, const *adc\_chain\_config\_t* \*config)

This function is used to configure the chain.

#### Parameters

- base – ADC peripheral base address.
- config – Pointer to the chain configuration structure, please refer to *adc\_chain\_config\_t* for details.

static inline void ADC\_EnableSpecificChannelNormalConv(ADC\_Type \*base, uint8\_t channelIndex)

This function is used to enable the specific ADC channel to execute normal conversion.

#### Parameters

- base – ADC peripheral base address.
- channelIndex – Channel index to enable the normal conversion.

static inline void ADC\_DisableSpecificChannelNormalConv(ADC\_Type \*base, uint8\_t channelIndex)

This function is used to disable the specific ADC channel to execute the normal conversion.

#### Parameters

- base – ADC peripheral base address.
- channelIndex – Channel index to disable the normal conversion.

static inline void ADC\_EnableSpecificChannelInjectConv(ADC\_Type \*base, uint8\_t channelIndex)

This function is used to enable the specific ADC channel to execute the inject conversion.

#### Parameters

- base – ADC peripheral base address.
- channelIndex – Channel index to enable the inject conversion.

static inline void ADC\_DisableSpecificChannelInjectConv(ADC\_Type \*base, uint8\_t channelIndex)

This function is used to disable the specific ADC channel to execute the inject conversion.

#### Parameters

- base – ADC peripheral base address.
- channelIndex – Channel index to disable the inject conversion.

static inline void ADC\_SetConvMode(ADC\_Type \*base, *adc\_conv\_mode\_t* convMode)

This function is used to set the ADC conversion mode.

---

**Note:** Before setting the conversion mode, users need to check whether the ADC is in the idle status through the function *ADC\_GetAdcState*.

---

#### Parameters

- base – ADC peripheral base address.
- convMode – ADC conversion mode, please refer to *adc\_conv\_mode\_t* for details.

static inline void ADC\_StartConvChain(ADC\_Type \*base, adc\_conv\_mode\_t convMode)

This function is used to start the ADC conversion chain to execute the conversion.

---

**Note:** Normal conversion supports two conversion modes, one is one-shot conversion mode, and the other is scan conversion mode. Normal conversion should usually be used to convert analog samples most of the time in an application, unless there is a special need. Inject conversion has a higher priority than normal conversion and it runs in one-shot mode only, it can be started in IDLE condition or when normal conversion is in process.

---

#### Parameters

- base – ADC peripheral base address.
- convMode – Pointer to the ADC conversion chain, please refer to `adc_conv_mode_t` for details.

static inline void ADC\_StopConvChain(ADC\_Type \*base)

This function is used to stop scan in normal conversion scan operation mode.

---

**Note:** In scan operation mode, the MCR[NSTART] field remains high after setting. Clearing this field in scan operation mode causes the current chain conversion to finish, then stop the scan.

---

#### Parameters

- base – ADC peripheral base address.

static inline void ADC\_AbortCurrentConvChain(ADC\_Type \*base)

This function is used to abort the conversion chain.

Abort the current chain of conversions by setting MCR[ABORTCHAIN]. In that case, the behavior of the ADC depends on MCR[MODE] (one-shot/scan conversion modes). In one-shot mode, MSR[NSTART] is automatically reset together with MCR[ABORTCHAIN], an end-of-chain interrupt is not generated in the case of an abort chain. In scan mode, a new chain is started. The end-of-conversion interrupt of the current aborted conversion is not generated but an end-of-chain interrupt is generated.

---

**Note:** Setting this field in an IDLE state (for example, no normal/inject conversion is in process) has no effect. In this case, the MCR[ABORTCHAIN] field is reset immediately.

---

#### Parameters

- base – ADC peripheral base address.

static inline void ADC\_AbortCurrentConv(ADC\_Type \*base)

This function is used to abort the conversion channel.

Abort the current conversion and immediately start the conversion of the next channel of the chain. In the case of an abort operation, MSR[NSTART/JSTART] remains set if not in the last channel of the chain, and MCR[ABORT] is reset as soon as the channel is aborted. The end-of-conversion interrupt corresponds to the aborted channel is not generated. This behavior is true for normal or inject conversion modes. If the last channel of a chain is aborted, and the end-of-chain is reported, then an end-of-chain interrupt will be generated.

---

**Note:** This conversion can not abort while the self-test channel conversion is in process.

---

**Parameters**

- base – ADC peripheral base address.

```
static inline void ADC_EnableConvInt(ADC_Type *base, uint32_t mask)
```

This function is used to enable the ADC end-of-conversion and end-of-chain interrupts.

**Parameters**

- base – ADC peripheral base address.
- mask – Mask value to enable the ADC end-of-conversion and end-of-chain interrupts, please refer to `_adc_conv_int_enable` for details.

```
static inline void ADC_DisableConvInt(ADC_Type *base, uint32_t mask)
```

This function is used to disable the ADC end-of-conversion and end-of-chain interrupts.

**Parameters**

- base – ADC peripheral base address.
- mask – Mask value to disable the ADC end-of-conversion and end-of-chain interrupts, please refer to `_adc_conv_int_enable` for details.

```
static inline uint32_t ADC_GetConvIntStatus(ADC_Type *base)
```

This function is used to get the ADC end-of-conversion and end-of-chain interrupts status.

**Parameters**

- base – ADC peripheral base address.

**Returns**

ADC end-of-conversion and end-of-chain interrupts status mask.

```
static inline void ADC_ClearConvIntStatus(ADC_Type *base, uint32_t mask)
```

This function is used to clear the ADC end-of-conversion and end-of-chain interrupts status.

**Parameters**

- base – ADC peripheral base address.
- mask – Mask value for flags to be cleared, please refer to `_adc_conv_int_flag` for details.

```
static inline void ADC_EnableSpecificConvChannelInt(ADC_Type *base, uint8_t channelIndex)
```

This function is used to enable the specific ADC channel end-of-conversion interrupt.

---

**Note:** This function can only turn on the interrupt of a specific channel, if the interrupt occurs, the user also needs to turn on the global end-of-conversion interrupt by using function `ADC_EnableConvInt`

---

**Parameters**

- base – ADC peripheral base address.
- channelIndex – Channel index to enable the end-of-conversion interrupt.

```
static inline void ADC_DisableSpecificConvChannelInt(ADC_Type *base, uint8_t channelIndex)
```

This function is used to disable the specific ADC channel end-of-conversion interrupt.

**Parameters**

- base – ADC peripheral base address.
- channelIndex – Channel index to disable the end-of-conversion interrupt.

```
static inline bool ADC_CheckSpecificConvChannelInt(ADC_Type *base, uint8_t channelIndex)
```

This function is used to check whether the specific conversion channel's end-of-conversion interrupt has been occurred.

**Parameters**

- `base` – ADC peripheral base address.
- `channelIndex` – Channel index to check the end-of-conversion interrupt status.

**Returns**

Channel end-of-conversion interrupt status flag of the specific channel.

- **true** Channel end-of-conversion interrupt has been occurred.
- **false** Channel end-of-conversion interrupt has not been occurred.

```
static inline void ADC_ClearSpecificConvChannelInt(ADC_Type *base, uint8_t channelIndex)
```

This function is used to clear specific channel end-of-conversion interrupt flag.

**Parameters**

- `base` – ADC peripheral base address.
- `channelIndex` – Channel index to clear the end-of-conversion interrupt flag.

```
static inline void ADC_EnableDmaTransfer(ADC_Type *base)
```

This function is used to enable the DMA transfer function.

---

**Note:** This function is a master switch used to control whether the data converted by the ADC is transmitted through DMA. If the user configures DMA to transmit the conversion data of the channel during the chain channel configuration process, then the main switch of the DMA transmission must be turned on, otherwise, data transmission cannot be performed.

---

**Parameters**

- `base` – ADC peripheral base address.

```
static inline void ADC_DisableDmaTransfer(ADC_Type *base)
```

This function is used to disable the DMA transfer function.

**Parameters**

- `base` – ADC peripheral base address.

```
static inline void ADC_EnableSpecificConvChannelDmaTransfer(ADC_Type *base, uint8_t channelIndex)
```

This function is used to enable the specific ADC conversion channel's DMA transfer function.

---

**Note:** This function can only turn on the DMA transfer of a specific channel, before using the DMA transfer, the user needs to turn on the global DMA transfer by using the function `ADC_EnableDmaTransfer`.

---

**Parameters**

- `base` – ADC peripheral base address.
- `channelIndex` – Channel index to enable the DMA transfer function.

```
static inline void ADC_DisableSpecificConvChannelDmaTransfer(ADC_Type *base, uint8_t
                                                         channelIndex)
```

This function is used to disable the specific ADC conversion channel's DMA transfer function.

#### Parameters

- base – ADC peripheral base address.
- channelIndex – Channel index to disable the DMA transfer function.

```
static inline void ADC_EnableSpecificConvChannelPresample(ADC_Type *base, uint8_t
                                                         channelIndex)
```

This function is used to enable the specific ADC conversion channel's pre-sample function.

#### Parameters

- base – ADC peripheral base address.
- channelIndex – Channel index to enable the pre-sample function.

```
static inline void ADC_DisableSpecificConvChannelPresample(ADC_Type *base, uint8_t
                                                         channelIndex)
```

This function is used to disable the specific ADC conversion channel's pre-sample function.

#### Parameters

- base – ADC peripheral base address.
- channelIndex – Channel index to disable the pre-sample function.

```
void ADC_SetAnalogWdgConfig(ADC_Type *base, const adc_wdg_config_t *config)
```

This function is used to configure the analog watchdog.

The analog watchdogs are used to monitor the conversion result to see if it is within defined limits, specified by a higher and a lower threshold value. After the conversion of the selected channel, a comparison is performed between the converted value and the threshold values. If the converted value is outside the threshold values, then a corresponding threshold violation interrupt is generated.

#### Parameters

- base – ADC peripheral base address.
- config – Pointer to the analog watchdog configuration structure, please refer to `adc_wdg_config_t` for details.

```
static inline void ADC_EnableSpecificConvChannelAnalogWdg(ADC_Type *base, uint8_t
                                                         channelIndex)
```

This function is used to enable the specific ADC conversion channel's analog watchdog function.

#### Parameters

- base – ADC peripheral base address.
- channelIndex – Conversion channel index to enable the analog watchdog function.

```
static inline void ADC_DisableSpecificConvChannelAnalogWdg(ADC_Type *base, uint8_t
                                                         channelIndex)
```

This function is used to disable the specific ADC conversion channel's analog watchdog function.

#### Parameters

- base – ADC peripheral base address.

- `channelIndex` – Conversion channel index to disable the analog watchdog function.

```
static inline bool ADC__CheckSpecificConvChannelOutOfRange(ADC_Type *base, uint8_t
                                                         channelIndex)
```

This function is used to check whether the specific conversion channel's converted data is out of range.

#### Parameters

- `base` – ADC peripheral base address.
- `channelIndex` – Channel index to check the converted data out of range status.

#### Returns

Converted data out of range status of the specific conversion channel.

- **true** Channel converted data is out of range.
- **false** Channel converted data is in range.

```
static inline void ADC__ClearSpecificConvChannelOutOfRange(ADC_Type *base, uint8_t
                                                         channelIndex)
```

This function is used to clear the specific conversion channel's converted data out-of-range flag.

#### Parameters

- `base` – ADC peripheral base address.
- `channelIndex` – Channel index to clear the converted data out of range flag.

```
static inline void ADC__EnableWdgThresholdInt(ADC_Type *base, uint32_t mask)
```

This function is used to enable the analog watchdog threshold low or/and high interrupts.

#### Parameters

- `base` – ADC peripheral base address.
- `mask` – Mask value to enable the analog watchdog threshold low or/and high interrupts, please refer to `_adc_wdg_threshold_int_enable` for details.

```
static inline void ADC__DisableWdgThresholdInt(ADC_Type *base, uint32_t mask)
```

This function is used to disable the analog watchdog threshold low or/and high interrupts.

#### Parameters

- `base` – ADC peripheral base address.
- `mask` – Mask value to disable the analog watchdog threshold low or/and high interrupts, please refer to `_adc_wdg_threshold_int_enable` for details.

```
static inline uint32_t ADC__GetWdgThresholdIntStatus(ADC_Type *base)
```

This function is used to get the analog watchdog threshold interrupts status.

#### Parameters

- `base` – ADC peripheral base address.

#### Returns

Analog watchdog threshold interrupts status mask.

```
static inline void ADC__ClearWdgThresholdIntStatus(ADC_Type *base, uint32_t mask)
```

This function is used to clear the analog watchdog threshold low or/and high interrupts status.

#### Parameters

- `base` – ADC peripheral base address.

- `mask` – Mask value for flags to be cleared, please refer to `_adc_wdg_threshold_int_flag` for details.

`bool ADC_DoCalibration(ADC_Type *base, const adc_calibration_config_t *config)`

This function is used to do the calibration.

The calibration is used to reduce or eliminate the various errors. In the calibration process, the calibration values for offset, gain, and capacitor mismatch are obtained. These calibration values (except gain calibration) are used in a result post-processing step to reduce or eliminate the various errors contribution effects. The gain calibration is used during the sample phase to define the additional charge to be loaded in order to compensate for the gain failure. Calibration must be performed after every power-up reset and whenever required in runtime operation. It is also recommended to run calibration if the operating conditions (particularly `VrefH`) change. Never apply functional reset during the calibration process. If applied, calibration must be rerun after exiting a reset condition; otherwise, the calibration-generated values and conversion results may be unspecified.

---

**Note:** This function executes a calibration sequence, it is recommended to run this sequence before using the ADC converter. The maximum clock frequency for the calibration is 40 MHz. Before calling this function, the user needs to ensure that the input clock is within 40MHz. The results of individual steps are also updated in the CALSTAT register (CALSTAT[STAT\_n]). The result of the last failed step is dynamically updated in the same register.

---

#### Parameters

- `base` – ADC peripheral base address.
- `config` – Pointer to the calibration configuration structure, please refer to `adc_calibration_config_t` for details.

#### Returns

Status whether calibration is running passed or failed.

- **true** Calibration successful.
- **false** Calibration unsuccessful.

`void ADC_SetUserOffsetAndGainConfig(ADC_Type *base, const adc_user_offset_gain_config_t *config)`

This function is used to configure the user gain and offset.

#### Parameters

- `base` – ADC peripheral base address.
- `config` – Pointer to the user offset and gain configuration structure, please refer to `adc_user_offset_gain_config_t` for details.

`void ADC_SetSelfTestConfig(ADC_Type *base, const adc_self_test_config_t *config)`

This function is used to configure the ADC self-test.

The self-test is used to check at regular intervals whether ADC is operating correctly. When self-test is enabled, ADC automatically checks its components and flags any errors it finds. The test can be enabled to check the supply voltage (VDD), reference voltage (VrefH), and calibrated values.

---

**Note:** Before calling this function, please ensure the functional conversion is one-shot conversion mode normal conversion type and the operating clock are equal to bus frequency. ADC self-test should be run with MCR[ADCLKSE] bit set to 1. Self-test with ADCLKSE bit set to 0 can give erroneous results.

---

**Parameters**

- base – ADC peripheral base address.
- config – Pointer to the self-test configuration structure, please refer to `adc_self_test_config_t` for details.

```
void ADC_SetSelfTestWdgConfig(ADC_Type *base, const adc_self_test_wdg_config_t *config)
```

This function is used to configure the ADC self-test watchdog.

**Parameters**

- base – ADC peripheral base address.
- config – Pointer to the self-test watchdog configuration structure, please refer to `adc_self_test_wdg_config_t` for details.

```
void ADC_GetCalibrationLastFailedTestResult(ADC_Type *base, int16_t *result)
```

This function is used to get the test result for the last failed test.

**Parameters**

- base – ADC peripheral base address.
- result – Points to a 16-bit signed variable, and it is used to store the test result for the last failing test.

```
static inline uint16_t ADC_GetCalibrationStepsStatus(ADC_Type *base)
```

This function is used to get the status of the calibration steps.

---

**Note:** The status of calibration steps (step 0 to step 12) is stored in the CALSTAT register, and only the lower 12 bits are available in the returned result.

---

**Parameters**

- base – ADC peripheral base address.

**Returns**

ADC self-test interrupt status mask.

```
static inline void ADC_EnableSelfTest(ADC_Type *base)
```

This function is used to enable the ADC self-test.

Decides whether to enable the ADC self-test. The self-test test is enabled by setting STCR2[EN], this field must be set before starting normal conversion and should not be changed while the conversion is in process. This field should only be reset after the end-of-conversion of the last self-test channel has been received.

---

**Note:** ADC self-test should be run with MCR[ADCLKSE] bit set to 1. Self-test with ADCLKSE bit set to 0 can give erroneous results. In the case of Inject Conversion mode, test channel conversion is not performed. It is performed only during normal conversions.

---

**Parameters**

- base – ADC peripheral base address.

```
static inline void ADC_DisableSelfTest(ADC_Type *base)
```

This function is used to disable the ADC self-test.

**Parameters**

- base – ADC peripheral base address.

```
static inline void ADC_EnableSelfTestWdgThreshold(ADC_Type *base,
                                                adc_self_test_wdg_threshold_t wdgID)
```

This function is used to enable the ADC self-test watchdog threshold for algorithm S step 0/1/2 and algorithm C.

The user can pass `kADC_SelfTestWdgThresholdForAlgSStep0` as parameter 'wdgID' to enable the self-test watchdog threshold function for algorithm S step 0; pass `kADC_SelfTestWdgThresholdForAlgSStep1Integer` as parameter 'wdgID' to enable the self-test watchdog threshold function for algorithm S step 1; pass `kADC_SelfTestWdgThresholdForAlgSStep2` as parameter 'wdgID' to enable the self-test watchdog threshold function for algorithm S step 2; pass `kADC_SelfTestWdgThresholdForAlgCStep0` as parameter 'wdgID' to enable the self-test watchdog threshold function for algorithm C; Other enumerations in `adc_self_test_wdg_threshold_t` have no use.

#### Parameters

- `base` – ADC peripheral base address.
- `wdgID` – Watchdog threshold index to enable, please refer to `adc_self_test_wdg_threshold_t` for details.

```
static inline void ADC_DisableSelfTestWdgThreshold(ADC_Type *base,
                                                  adc_self_test_wdg_threshold_t wdgID)
```

This function is used to disable the ADC self-test watchdog threshold for algorithm S step 0/1/2 and algorithm C.

The user can pass `kADC_SelfTestWdgThresholdForAlgSStep0` as parameter 'wdgID' to disable the self-test watchdog threshold function for algorithm S step 0; pass `kADC_SelfTestWdgThresholdForAlgSStep1Integer` as parameter 'wdgID' to disable the self-test watchdog threshold function for algorithm S step 1; pass `kADC_SelfTestWdgThresholdForAlgSStep2` as parameter 'wdgID' to disable the self-test watchdog threshold function for algorithm S step 2; pass `kADC_SelfTestWdgThresholdForAlgCStep0` as parameter 'wdgID' to disable the self-test watchdog threshold function for algorithm C; Other enumerations in `adc_self_test_wdg_threshold_t` have no use.

#### Parameters

- `base` – ADC peripheral base address.
- `wdgID` – Watchdog threshold index to disable, please refer to `adc_self_test_wdg_threshold_t` for details.

```
static inline void ADC_EnableSelfTestWdgTimer(ADC_Type *base, adc_alg_type_t
                                             wdgTimerType)
```

This function is used to enable the ADC self-test watchdog timer for algorithm S or/and algorithm C.

The user can pass `kADC_SelfTestForAlgS` as parameter 'wdgTimerType' to enable the watchdog timer for algorithm S; pass `kADC_SelfTestForAlgC` as parameter 'wdgTimerType' to enable the watchdog timer for algorithm C; pass `kADC_SelfTestForAlgSAndC` as parameter 'wdgTimerType' to enable the watchdog timer for algorithm S and C.

#### Parameters

- `base` – ADC peripheral base address.
- `wdgTimerType` – Watchdog timer type to enable, please refer to `adc_alg_type_t` for details.

```
static inline void ADC_DisableSelfTestWdgTimer(ADC_Type *base, adc_alg_type_t
                                              wdgTimerType)
```

This function is used to disable the ADC self-test watchdog timer.

The user can pass `kADC_SelfTestForAlgS` as parameter 'wdgTimerType' to disable the watchdog timer for algorithm S; pass `kADC_SelfTestForAlgC` as parameter 'wdgTimerType' to disable the watchdog timer for algorithm C; pass `kADC_SelfTestForAlgSAndC` as parameter 'wdgTimerType' to disable the watchdog timer for algorithm S and C.

#### Parameters

- `base` – ADC peripheral base address.
- `wdgTimerType` – Watchdog timer type to disable, please refer to `adc_alg_type_t` for details.

```
static inline void ADC_SetSelfTestWdgTimerVal(ADC_Type *base, adc_wdg_timer_val_t
                                             wdgTimerVal)
```

This function is used to set the ADC self-test watchdog timer value.

#### Parameters

- `base` – ADC peripheral base address.
- `wdgTimerVal` – Watchdog timer value, please refer to `adc_wdg_timer_val_t` for details.

```
static inline uint16_t ADC_GetSelfTestChannelConvFailedData(ADC_Type *base,
                                                           adc_self_test_wdg_threshold_t
                                                           type)
```

This function is used to get the ADC self-test channel converted data when `ERR_S0/ERR_S1_INTEGER/ERR_S1_FRACTION/ERR_S2/ERR_C` occurred.

---

**Note:** The user can pass `kADC_SelfTestWdgThresholdForAlgSStep0` as parameter 'type' to get the converted data when `ERR_S0` occurred; pass `kADC_SelfTestWdgThresholdForAlgSStep1Integer` as parameter 'type' to get the converted data when `ERR_S1_INTEGER` occurred; pass `kADC_SelfTestWdgThresholdForAlgSStep1Fraction` as parameter 'type' to get the converted data when `ERR_S1_FRACTION` occurred; pass `kADC_SelfTestWdgThresholdForAlgSStep2` as parameter 'type' to get the converted data when `ERR_S2` occurred; pass `kADC_SelfTestWdgThresholdForAlgCStep0` as parameter 'type' to get the converted data when `ERR_C` occurred; Other enumerations in `adc_self_test_wdg_threshold_t` have no use.

---

#### Parameters

- `base` – ADC peripheral base address.
- `type` – Watchdog threshold index to get the ADC self-test channel converted data, please refer to `adc_self_test_wdg_threshold_t` for details.

```
static inline void ADC_EnableSelfTestInt(ADC_Type *base, uint32_t mask)
```

This function is used to enable the ADC self-test-related interrupts.

---

**Note:** Watchdog timer feature is applicable only for scan operation mode and not for one-shot operation mode.

---

#### Parameters

- `base` – ADC peripheral base address.
- `mask` – Mask value to enable the ADC self-test related interrupts, please refer to `_adc_self_test_int_enable` for details.

```
static inline void ADC_DisableSelfTestInt(ADC_Type *base, uint32_t mask)
```

This function is used to disable the ADC self-test interrupt.

#### Parameters

- `base` – ADC peripheral base address.
- `mask` – Mask value to disable the ADC self-test related interrupts, please refer to `_adc_self_test_int_enable` for details.

```
static inline uint32_t ADC_GetSelfTestIntStatus(ADC_Type *base)
```

This function is used to get the ADC self-test interrupts status.

#### Parameters

- `base` – ADC peripheral base address.

#### Returns

ADC self-test related interrupts status mask.

```
static inline void ADC_ClearSelfTestIntStatus(ADC_Type *base, uint32_t mask)
```

This function is used to clear the ADC self-test interrupts status.

#### Parameters

- `base` – ADC peripheral base address.
- `mask` – Mask value for flags to be cleared, please refer to `_adc_self_test_int_flag` for details.

```
bool ADC_GetChannelConvResult(ADC_Type *base, adc_conv_result_t *result, uint8_t channelIndex)
```

This function is used to get the specific ADC channel's conversion result.

CDR[VALID] indicates whether a new conversion is available, this field is automatically reset to 0 when the data is read. CDR[OVERW] Indicates whether the previous conversion data was overwritten without having been read, in which case the overwritten data is lost.

#### Parameters

- `base` – SAR ADC peripheral base address.
- `result` – Pointer to SAR ADC channels conversion result structure, please refer to `adc_conv_result_t` for details.
- `channelIndex` – Channel index to get the conversion result.

#### Returns

Indicates whether the acquisition of the specific channel conversion result is successful or not.

- **true** Obtaining the specific channel conversion result successfully, and the conversion result is stored in the input parameter result.
- **false** Obtaining the specific channel conversion result failed.

```
bool ADC_GetSelfTestChannelConvData(ADC_Type *base, adc_self_test_conv_result_t *result)
```

This function is used to get the test channel converted data when algorithm S step 0, algorithm S step 2, or algorithm C step executes.

#### Parameters

- `base` – ADC peripheral base address.
- `result` – Pointer to the SAR ADC self-test channel conversion result structure, please refer to `adc_self_test_conv_result_t` for details.

**Returns**

Indicates whether the acquisition of the self-test channel conversion result is successful or not.

- **true** Obtaining the self-test channel conversion result successfully, and the conversion result is stored in the input parameter 'result'.
- **false** Obtaining the self-test channel conversion result failed.

```
bool ADC_GetSelfTestChannelConvDataForAlgSStep1(ADC_Type *base,  
                                                adc_self_test_conv_result_t *result)
```

This function is used to get the test channel converted data when algorithm S step 1 executes.

**Parameters**

- `base` – ADC peripheral base address.
- `result` – Pointer to the SAR ADC self-test channel conversion result structure, please refer to `adc_self_test_conv_result_t` for details.

**Returns**

Indicates whether the acquisition of the self-test channel conversion result is successful or not.

- **true** Obtaining the self-test channel conversion result successfully, and the conversion result is stored in the input parameter 'result'.
- **false** Obtaining the self-test channel conversion result failed.

FSL\_SAR\_ADC\_DRIVER\_VERSION  
SAR ADC driver version 2.3.0.

enum \_adc\_conv\_int\_enable

This enumeration provides the mask for the ADC end-of-conversion and end-of-chain interrupts enabling.

*Values:*

enumerator kADC\_NormalConvChainEndIntEnable  
Enable end of normal chain conversion interrupt.

enumerator kADC\_NormalConvEndIntEnable  
Enable end of normal conversion interrupt.

enumerator kADC\_InjectConvChainEndIntEnable  
Enable end of inject chain conversion interrupt.

enumerator kADC\_InjectConvEndIntEnable  
Enable end of inject conversion interrupt.

enumerator kADC\_BctuConvEndIntEnable  
Enable end of BCTU conversion interrupt.

enum \_adc\_wdg\_threshold\_int\_enable

This enumeration provides the mask for the ADC analog watchdog threshold interrupts enabling.

*Values:*

enumerator kADC\_wdg0LowThresholdIntEnable  
Enable watchdog 0 low threshold interrupt.

enumerator kADC\_wdg0HighThresholdIntEnable  
Enable watchdog 0 high threshold interrupt.

enumerator kADC\_wdg1LowThresholdIntEnable  
 Enable watchdog 1 low threshold interrupt.

enumerator kADC\_wdg1HighThresholdIntEnable  
 Enable watchdog 1 high threshold interrupt.

enumerator kADC\_wdg2LowThresholdIntEnable  
 Enable watchdog 2 low threshold interrupt.

enumerator kADC\_wdg2HighThresholdIntEnable  
 Enable watchdog 2 high threshold interrupt.

enumerator kADC\_wdg3LowThresholdIntEnable  
 Enable watchdog 3 low threshold interrupt.

enumerator kADC\_wdg3HighThresholdIntEnable  
 Enable watchdog 3 high threshold interrupt.

enumerator kADC\_wdg4LowThresholdIntEnable  
 Enable watchdog 4 low threshold interrupt.

enumerator kADC\_wdg4HighThresholdIntEnable  
 Enable watchdog 4 high threshold interrupt.

enumerator kADC\_wdg5LowThresholdIntEnable  
 Enable watchdog 5 low threshold interrupt.

enumerator kADC\_wdg5HighThresholdIntEnable  
 Enable watchdog 5 high threshold interrupt.

enumerator kADC\_wdg6LowThresholdIntEnable  
 Enable watchdog 6 low threshold interrupt.

enumerator kADC\_wdg6HighThresholdIntEnable  
 Enable watchdog 6 high threshold interrupt.

enumerator kADC\_wdg7LowThresholdIntEnable  
 Enable watchdog 7 low threshold interrupt.

enumerator kADC\_wdg7HighThresholdIntEnable  
 Enable watchdog 7 high threshold interrupt.

enum \_adc\_self\_test\_int\_enable

This enumeration provides the mask for the ADC self-test related interrupts enabling.

*Values:*

enumerator kADC\_AlgSStep0ErrIntEnable  
 Enable self-test algorithm S step0 error interrupt.

enumerator kADC\_AlgSStep1ErrIntEnable  
 Enable self-test algorithm S step1 error interrupt.

enumerator kADC\_AlgSStep2ErrIntEnable  
 Enable self-test algorithm S step2 error interrupt.

enumerator kADC\_AlgCErrIntEnable  
 Enable self-test algorithm C error interrupt.

enumerator kADC\_AlgSEndIntEnable  
 Enable self-test algorithm S end interrupt.

enumerator kADC\_AlgCEndIntEnable  
Enable self-test algorithm C end interrupt.

enumerator kADC\_ConvEndIntEnable  
Enable self-test conversion end interrupt.

enumerator kADC\_WdgTimeErrIntEnable  
Enable watchdog time error interrupt.

enumerator kADC\_WdgSequenceErrIntEnable  
Enable watchdog sequence error interrupt.

enum \_adc\_conv\_int\_flag

This enumeration provides the mask for the ADC end-of-conversion and end-of-chain interrupts flag.

*Values:*

enumerator kADC\_NormalConvChainEndIntFlag  
Indicates whether the end of normal chain conversion interrupt has occurred.

enumerator kADC\_NormalConvEndIntFlag  
Indicates whether the end of conversion interrupt has occurred.

enumerator kADC\_InjectConvChainEndIntFlag  
Indicates whether the end of inject chain conversion interrupt has occurred.

enumerator kADC\_InjectConvEndIntFlag  
Indicates whether the end of inject conversion interrupt has occurred.

enumerator kADC\_BctuConvEndIntFlag  
Indicates whether the end of BCTU conversion interrupt has occurred.

enum \_adc\_wdg\_threshold\_int\_flag

This enumeration provides the mask for the ADC analog watchdog threshold interrupts flag.

*Values:*

enumerator kADC\_wdg0LowThresholdIntFlag  
Indicates whether the watchdog 0 low threshold interrupt has occurred.

enumerator kADC\_wdg0HighThresholdIntFlag  
Indicates whether the watchdog 0 high threshold interrupt has occurred.

enumerator kADC\_wdg1LowThresholdIntFlag  
Indicates whether the watchdog 1 low threshold interrupt has occurred.

enumerator kADC\_wdg1HighThresholdIntFlag  
Indicates whether the watchdog 1 high threshold interrupt has occurred.

enumerator kADC\_wdg2LowThresholdIntFlag  
Indicates whether the watchdog 2 low threshold interrupt has occurred.

enumerator kADC\_wdg2HighThresholdIntFlag  
Indicates whether the watchdog 2 high threshold interrupt has occurred.

enumerator kADC\_wdg3LowThresholdIntFlag  
Indicates whether the watchdog 3 low threshold interrupt has occurred.

enumerator kADC\_wdg3HighThresholdIntFlag  
Indicates whether the watchdog 3 high threshold interrupt has occurred.

enumerator kADC\_wdg4LowThresholdIntFlag

Indicates whether the watchdog 4 low threshold interrupt has occurred.

enumerator kADC\_wdg4HighThresholdIntFlag

Indicates whether the watchdog 4 high threshold interrupt has occurred.

enumerator kADC\_wdg5LowThresholdIntFlag

Indicates whether the watchdog 5 low threshold interrupt has occurred.

enumerator kADC\_wdg5HighThresholdIntFlag

Indicates whether the watchdog 5 high threshold interrupt has occurred.

enumerator kADC\_wdg6LowThresholdIntFlag

Indicates whether the watchdog 6 low threshold interrupt has occurred.

enumerator kADC\_wdg6HighThresholdIntFlag

Indicates whether the watchdog 6 high threshold interrupt has occurred.

enumerator kADC\_wdg7LowThresholdIntFlag

Indicates whether the watchdog 7 low threshold interrupt has occurred.

enumerator kADC\_wdg7HighThresholdIntFlag

Indicates whether the watchdog 7 high threshold interrupt has occurred.

enum \_adc\_self\_test\_int\_flag

This enumeration provides the mask for the ADC self-test-related interrupts flag.

*Values:*

enumerator kADC\_AlgSStep0ErrIntFlag

Indicates whether the self-test algorithm S step0 error interrupt has occurred.

enumerator kADC\_AlgSStep1ErrIntFlag

Indicates whether the self-test algorithm S step1 error interrupt has occurred.

enumerator kADC\_AlgSStep2ErrIntFlag

Indicates whether the self-test algorithm S step2 error interrupt has occurred.

enumerator kADC\_AlgCErrIntFlag

Indicates whether the self-test algorithm C error interrupt has occurred.

enumerator kADC\_AlgSEndIntFlag

Indicates whether the algorithm S end interrupt has completed.

enumerator kADC\_AlgCEndIntFlag

Indicates whether the algorithm C end interrupt has completed.

enumerator kADC\_SelfTestConvEndIntFlag

Indicates whether the self-test end-of-conversion interrupt has completed.

enumerator kADC\_OverWriteErrIntFlag

Indicates whether the overwrite error interrupt has occurred.

enumerator kADC\_WdgTimeErrIntFlag

Indicates whether the watchdog time error interrupt has occurred.

enumerator kADC\_WdgSequenceErrIntFlag

Indicates whether the watchdog sequence error interrupt has occurred.

enum \_adc\_bctu\_mode

This enumeration provides the selection of the Body Cross Trigger Unit (BCTU) mode.

*Values:*

enumerator kADC\_BctuModeDisable  
BCTU disabled.

enumerator kADC\_BctuTrig  
BCTU enabled, only BCTU can trigger conversion.

enumerator kADC\_AllTrig  
BCTU enabled, all trigger sources can trigger conversion.

enum \_adc\_conv\_res

This enumeration provides the selection of the ADC conversion resolution.

*Values:*

enumerator kADC\_ConvRes14Bit  
14-bit resolution.

enumerator kADC\_ConvRes12Bit  
12-bit resolution.

enumerator kADC\_ConvRes10Bit  
10-bit resolution.

enumerator kADC\_ConvRes8Bit  
8-bit resolution.

enum \_adc\_ext\_trig

This enumeration provides the selection of the ADC external trigger type.

*Values:*

enumerator kADC\_ExtTrigDisable  
Normal trigger input does not start a conversion.

enumerator kADC\_ExtTrigFallingEdge  
Normal trigger (falling edge) input starts a conversion.

enumerator kADC\_ExtTrigRisingEdge  
Normal trigger (rising edge) input starts a conversion.

enum \_adc\_speed\_mode

This enumeration provides the selection of the ADC conversion speed mode.

*Values:*

enumerator kADC\_SpeedModeNormal  
Normal conversion speed.

enumerator kADC\_SpeedModeHigh  
High-speed conversion.

enum \_adc\_conv\_avg

This enumeration provides the selection of the number of conversions ADC uses to calculate the conversion result.

*Values:*

enumerator kADC\_ConvAvgDisable  
Conversions averaging disabled.

enumerator kADC\_ConvAvg4  
4 conversions averaging.

enumerator kADC\_ConvAvg8  
8 conversions averaging.

enumerator kADC\_ConvAvg16  
16 conversions averaging.

enumerator kADC\_ConvAvg32  
32 conversions averaging.

enum \_adc\_state

This enumeration provides the selection of the ADC state.

*Values:*

enumerator kADC\_AdcIdle  
Indicates the ADC is in the IDLE state.

enumerator kADC\_AdcPowerdown  
Indicates the ADC is in the power-down state.

enumerator kADC\_AdcWait  
Indicates the ADC is in the wait state.

enumerator kADC\_AdcBusyInCalibration  
Indicates the ADC is in the calibration busy state.

enumerator kADC\_AdcSample  
Indicates the ADC is in the sample state.

enumerator kADC\_AdcConv  
Indicates the ADC is in the conversion state.

enum \_adc\_conv\_mode

This enumeration provides the selection of the ADC conversion mode, including normal conversion one-shot mode, normal conversion scan mode, and inject conversion one-shot mode.

*Values:*

enumerator kADC\_NormalConvOneShotMode  
Normal conversion one-shot mode.

enumerator kADC\_NormalConvScanMode  
Normal conversion scan mode.

enumerator kADC\_InjectConvOneShotMode  
Inject conversion one-shot mode.

enum \_adc\_clock\_frequency

This enumeration provides the selection of the ADC operating clock frequency, including half-bus frequency and full bus frequency.

*Values:*

enumerator kADC\_HalfBusFrequency  
Half of bus clock frequency.

enumerator kADC\_FullBusFrequency  
Equal to bus clock frequency.

enumerator kADC\_ModuleClockFreq  
Module clock frequency.

enumerator kADC\_ModuleClockFreqDivide2  
Module clock frequency / 2.

enumerator kADC\_ModuleClockFreqDivide4  
Module clock frequency / 4.

enumerator kADC\_ModuleClockFreqDivide8  
Module clock frequency / 8.

enum \_adc\_conv\_data\_align

This enumeration provides the selection of the ADC conversion data alignment, including the right alignment and left alignment.

*Values:*

enumerator kADC\_ConvDataRightAlign  
Conversion data is right aligned.

enumerator kADC\_ConvDataLeftAlign  
Conversion data is left aligned.

enum \_adc\_presample\_voltage\_src

This enumeration provides the selection of the ADC internal analog input voltage sources for pre-sample, including DVDD0P8/2, AVDD1P8/4, VREFL\_1p8 and VREFH\_1p8.

*Values:*

enumerator kADC\_PresampleVoltageSrcVREL  
Use VREL as pre-sample voltage source.

enumerator kADC\_PresampleVoltageSrcVREH  
Use VREH as pre-sample voltage source.

enum \_adc\_dma\_request\_clear\_src

This enumeration provides the selection of the DMA request clear sources, including clear by acknowledgment from the DMA controller and clear on a read of the data register.

*Values:*

enumerator kADC\_DMAResultClearByAck  
DMA request cleared by acknowledgment from DMA controller.

enumerator kADC\_DMAResultClearOnRead  
DMA request cleared on a read of the data register.

enum \_adc\_average\_sample\_numbers

This enumeration provides the selection of the ADC calibration averaging sample numbers, including 16, 32, 128, and 512 averaging samples.

*Values:*

enumerator kADC\_AverageSampleNumbers4  
Use 4 averaging samples during calibration.

enumerator kADC\_AverageSampleNumbers8  
Use 8 averaging samples during calibration.

enumerator kADC\_AverageSampleNumbers16  
Use 16 averaging samples during calibration.

enumerator kADC\_AverageSampleNumbers32  
Use 32 averaging samples during calibration.

**enum \_adc\_sample\_time**

This enumeration provides the selection of the ADC sample time of calibration conversions, including 22, 8, 16 and 32 cycles of ADC\_CLK.

*Values:*

enumerator kADC\_SampleTime22

Use 22 cycles of ADC\_CLK as sample time of calibration conversions.

enumerator kADC\_SampleTime8

Use 8 cycles of ADC\_CLK as sample time of calibration conversions.

enumerator kADC\_SampleTime16

Use 16 cycles of ADC\_CLK as sample time of calibration conversions.

enumerator kADC\_SampleTime32

Use 32 cycles of ADC\_CLK as sample time of calibration conversions.

**enum \_adc\_wdg\_threshold\_int**

This enumeration provides the selection of the ADC analog watchdog threshold low and high interrupt enable.

*Values:*

enumerator kADC\_LowHighThresholdIntDisable

Enable the ADC analog watchdog low and high threshold interrupts.

enumerator kADC\_LowThresholdIntEnable

Enable the ADC analog watchdog low threshold interrupt.

enumerator kADC\_HighThresholdIntEnable

Enable the ADC analog watchdog high threshold interrupt.

enumerator kADC\_LowHighThresholdIntEnable

Enable the ADC analog watchdog low and high threshold interrupts.

**enum \_adc\_alg\_type**

This enumeration provides the selection of the ADC self-test algorithm type, including algorithm S, algorithm C and algorithm S and C.

---

**Note:** The meaning of enumeration member 'kADC\_SelfTestForAlgSAndC' in different conversion modes is different, in the one-shot conversion mode, it means executing algorithm S; in the scan conversion mode, it means executing algorithm S and C.

---

*Values:*

enumerator kADC\_SelfTestForAlgS

Use algorithm S for self-test.

enumerator kADC\_SelfTestForAlgC

Use algorithm C for self-test.

enumerator kADC\_SelfTestForAlgSAndC

Use algorithm S for one-shot conversion mode self-test, use algorithm S and algorithm C for scan conversion mode self-test.

**enum \_adc\_self\_test\_wdg\_threshold**

This enumeration provides the selection of the ADC self-test watchdog thresholds for algorithm S step 0 - 2, and watchdog thresholds for algorithm C step 0 and step x (x = 1 - 11).

*Values:*

enumerator kADC\_SelfTestWdgThresholdForAlgSStep0  
Self-test watchdog threshold for the algorithm S step 0.

enumerator kADC\_SelfTestWdgThresholdForAlgSStep1  
Self-test watchdog threshold for the algorithm S step 1 fraction part.

enumerator kADC\_SelfTestWdgThresholdForAlgSStep2  
Self-test watchdog threshold for the algorithm S step 2.

enumerator kADC\_SelfTestWdgThresholdForAlgCStep0  
Self-test watchdog threshold for the algorithm C step 0.

enumerator kADC\_SelfTestWdgThresholdForAlgCStepx  
Self-test watchdog threshold for the algorithm C step x.

enum \_adc\_wdg\_timer\_val

This enumeration provides the selection of the ADC self-test watchdog timer value, including 0.1ms, 0.5ms, 1ms, 2ms, 5ms, 10ms, 20ms and 50ms.

*Values:*

enumerator kADC\_SelfTestWdgTimerVal0  
0.1ms ((0008h × Prescaler) cycles at 80 MHz).

enumerator kADC\_SelfTestWdgTimerVal1  
0.5ms ((0027h × Prescaler) cycles at 80 MHz).

enumerator kADC\_SelfTestWdgTimerVal2  
1ms ((004Eh × Prescaler) cycles at 80 MHz).

enumerator kADC\_SelfTestWdgTimerVal3  
2ms ((009Ch × Prescaler) cycles at 80 MHz).

enumerator kADC\_SelfTestWdgTimerVal4  
5ms ((0187h × Prescaler) cycles at 80 MHz).

enumerator kADC\_SelfTestWdgTimerVal5  
10ms ((030Dh × Prescaler) cycles at 80 MHz).

enumerator kADC\_SelfTestWdgTimerVal6  
20ms ((061Ah × Prescaler) cycles at 80 MHz).

enumerator kADC\_SelfTestWdgTimerVal7  
50ms ((0F42h × Prescaler) cycles at 80 MHz).

typedef enum \_adc\_bctu\_mode adc\_bctu\_mode\_t

This enumeration provides the selection of the Body Cross Trigger Unit (BCTU) mode.

typedef enum \_adc\_conv\_res adc\_conv\_res\_t

This enumeration provides the selection of the ADC conversion resolution.

typedef enum \_adc\_ext\_trig adc\_ext\_trig\_t

This enumeration provides the selection of the ADC external trigger type.

typedef enum \_adc\_speed\_mode adc\_speed\_mode\_t

This enumeration provides the selection of the ADC conversion speed mode.

typedef enum \_adc\_conv\_avg adc\_conv\_avg\_t

This enumeration provides the selection of the number of conversions ADC uses to calculate the conversion result.

typedef enum \_adc\_state adc\_state\_t

This enumeration provides the selection of the ADC state.

typedef enum *\_adc\_conv\_mode* adc\_conv\_mode\_t

This enumeration provides the selection of the ADC conversion mode, including normal conversion one-shot mode, normal conversion scan mode, and inject conversion one-shot mode.

typedef enum *\_adc\_clock\_frequency* adc\_clock\_frequency\_t

This enumeration provides the selection of the ADC operating clock frequency, including half-bus frequency and full bus frequency.

typedef enum *\_adc\_conv\_data\_align* adc\_conv\_data\_align\_t

This enumeration provides the selection of the ADC conversion data alignment, including the right alignment and left alignment.

typedef enum *\_adc\_presample\_voltage\_src* adc\_presample\_voltage\_src\_t

This enumeration provides the selection of the ADC internal analog input voltage sources for pre-sample, including DVDD0P8/2, AVDD1P8/4, VREFL\_1p8 and VREFH\_1p8.

typedef enum *\_adc\_dma\_request\_clear\_src* adc\_dma\_request\_clear\_src\_t

This enumeration provides the selection of the DMA request clear sources, including clear by acknowledgment from the DMA controller and clear on a read of the data register.

typedef enum *\_adc\_average\_sample\_numbers* adc\_average\_sample\_numbers\_t

This enumeration provides the selection of the ADC calibration averaging sample numbers, including 16, 32, 128, and 512 averaging samples.

typedef enum *\_adc\_sample\_time* adc\_sample\_time\_t

This enumeration provides the selection of the ADC sample time of calibration conversions, including 22, 8, 16 and 32 cycles of ADC\_CLK.

typedef enum *\_adc\_wdg\_threshold\_int* adc\_wdg\_threshold\_int\_t

This enumeration provides the selection of the ADC analog watchdog threshold low and high interrupt enable.

typedef enum *\_adc\_alg\_type* adc\_alg\_type\_t

This enumeration provides the selection of the ADC self-test algorithm type, including algorithm S, algorithm C and algorithm S and C.

---

**Note:** The meaning of enumeration member 'kADC\_SelfTestForAlgSAndC' in different conversion modes is different, in the one-shot conversion mode, it means executing algorithm S; in the scan conversion mode, it means executing algorithm S and C.

---

typedef enum *\_adc\_self\_test\_wdg\_threshold* adc\_self\_test\_wdg\_threshold\_t

This enumeration provides the selection of the ADC self-test watchdog thresholds for algorithm S step 0 - 2, and watchdog thresholds for algorithm C step 0 and step x (x = 1 - 11).

typedef enum *\_adc\_wdg\_timer\_val* adc\_wdg\_timer\_val\_t

This enumeration provides the selection of the ADC self-test watchdog timer value, including 0.1ms, 0.5ms, 1ms, 2ms, 5ms, 10ms, 20ms and 50ms.

typedef struct *\_adc\_config* adc\_config\_t

This structure is used to configure the ADC module.

typedef struct *\_adc\_channel\_config* adc\_channel\_config\_t

This structure is used to configure the ADC conversion channel.

typedef struct *\_adc\_chain\_config* adc\_chain\_config\_t

This structure is used to configure the ADC conversion chain.

typedef struct *\_adc\_wdg\_config* adc\_wdg\_config\_t

This structure is used to configure the ADC analog watchdog.

```
typedef struct _adc_calibration_config adc_calibration_config_t
```

This structure is used to configure the ADC calibration.

```
typedef struct _adc_user_offset_gain_config adc_user_offset_gain_config_t
```

This structure is used to configure the ADC user offset and gain.

```
typedef struct _adc_self_test_config adc_self_test_config_t
```

This structure is used to configure the ADC self-test.

```
typedef struct _adc_self_test_wdg_config adc_self_test_wdg_config_t
```

This structure is used to configure the ADC self-test watchdog for algorithm steps.

---

**Note:** The algorithm S step 2 only has the ‘LowThresholdVal’.

---

```
typedef struct _adc_conv_result adc_conv_result_t
```

This structure is used to save the result information when obtaining the conversion result.

```
typedef struct _adc_self_test_conv_result adc_self_test_conv_result_t
```

This structure is used to save the result information when obtaining the self-test channel conversion result.

---

**Note:** The member ‘convData’ is used to store self-test channel conversion results. Only when executing step 1 of algorithm S, member ‘convDataFraction’ will be used to store the fractional part data. When executing other algorithms, this member will not be used.

---

ADC\_GROUP\_COUNTS

ADC\_THRESHOLD\_COUNTS

ADC\_SELF\_TEST\_THRESHOLD\_COUNTS

GET\_REGINDEX(channelIndex)

GET\_BITINDEX(channelIndex)

REGISTER\_READWRITE(baseRegister, shiftIndex)

REGISTER\_READONLY(baseRegister, shiftIndex)

NCMR\_IO(base, registerIndex)

JCMR\_IO(base, registerIndex)

PSR\_IO(base, registerIndex)

DMAR\_IO(base, registerIndex)

CWSELR\_IO(base, registerIndex)

CWENR\_IO(base, registerIndex)

CIMR\_IO(base, registerIndex)

CEOCFR\_IO(base, registerIndex)

AWORR\_IO(base, registerIndex)

STAWR\_IO(base, registerIndex)

CEOCFR\_I(base, registerIndex)

AWORR\_I(base, registerIndex)

CDR\_I(base, registerIndex)

WDG\_SELECT\_MASK(shiftIndex)

WDG\_SELECT\_SHIFT(shiftIndex)

WDG\_SELECT(val, shiftIndex)

ADC\_CDR\_VALID\_MASK

ADC\_CDR\_VALID\_SHIFT

ADC\_CDR\_OVERW\_MASK

ADC\_CDR\_OVERW\_SHIFT

ADC\_CDR\_RESULT\_MASK

ADC\_CDR\_RESULT\_SHIFT

ADC\_CDR\_CDATA\_MASK

ADC\_CDR\_CDATA\_SHIFT

ADC\_STAWR\_AWDE\_MASK

ADC\_STAWR\_THRL\_MASK

ADC\_STAWR\_THRL\_SHIFT

ADC\_STAWR\_THRL(val)

ADC\_STAWR\_THRH\_MASK

ADC\_STAWR\_THRH\_SHIFT

ADC\_STAWR\_THRH(val)

ADC\_CALSTAT\_MAX

ADC\_CALSTAT\_SIGN

struct \_adc\_config

*#include <fsl\_sar\_adc.h>* This structure is used to configure the ADC module.

### Public Members

bool enableAutoClockOff

Decides whether to enable the ADC auto clock-off function, when set to true, the internal ADC clock is automatically switched off during IDLE mode to reduce power consumption (without going into power-down mode).

bool enableOverWrite

Decides whether to enable the latest conversion to overwrite the current value in the data registers.

bool enableConvertPresampleVal

Decides whether to convert the pre-sampled value, if enabled, pre-sampling is followed by the conversion, sampling will be bypassed and conversion of the pre-sampled data will be done.

*adc\_speed\_mode\_t* speedMode

Selects ADC speed mode.

*uint16\_t* convDelay

Specifies the delay in terms of the number of module clock cycles. In case the channel to convert changed since the last conversion and this new channel is an external channel, the conversion starts after a delay configured by convDelay.

*adc\_bctu\_mode\_t* bctuMode

Selects the BCTU mode.

*adc\_conv\_res\_t* convRes

Specifies the number of significant bits per conversion data.

*adc\_conv\_avg\_t* convAvg

Selects the number of conversions ADC uses to calculate the conversion result.

*adc\_ext\_trig\_t* extTrig

Specifies whether the normal trigger (with trigger type) input starts a conversion.

*adc\_conv\_data\_align\_t* convDataAlign

Selects the conversion data alignment.

*adc\_clock\_frequency\_t* clockFrequency

Selects the ADC clock frequency.

*adc\_dma\_request\_clear\_src\_t* dmaRequestClearSrc

Selects DMA request clear source.

*adc\_presample\_voltage\_src\_t* presampleVoltageSrc[1]

Selects analog input voltages for group 0 (corresponding to channel 0 to channel 31) and group 32 (corresponding to channel 32 to channel 63) pre-sampling.

*uint8\_t* samplePhaseDuration[1]

Sets the sample phase duration in terms of the ADC controller clock for group 0 (corresponding to channel 0 to channel 31) and group 32 (corresponding to channel 32 to channel 63), the minimum acceptable value is 8, configuring to a value lower than 8 sets the sample period to 8 cycles.

**struct** *\_adc\_channel\_config*

*#include <fsl\_sar\_adc.h>* This structure is used to configure the ADC conversion channel.

### Public Members

*uint8\_t* channelIndex

Sets the conversion channel index.

*bool* enableInt

Decides Whether to enable the interrupt function of the current conversion channel.

*bool* enablePresample

Decides whether to enable the pre-sample function of the current conversion channel.

*bool* enableDmaTransfer

Decides whether to enable the DMA transfer function of the current conversion channel.

*bool* enableWdg

Decides whether to enable the analog watchdog function of the current conversion channel.

uint8\_t wdgIndex

Indicates which analog watchdog to provide the low and high threshold value.

struct `_adc_chain_config`

*#include <fsl\_sar\_adc.h>* This structure is used to configure the ADC conversion chain.

### Public Members

*adc\_conv\_mode\_t* convMode

Selects conversion mode.

bool enableGlobalChannelConvEndInt

Global control function to determine whether to enable the interrupt function of conversion channels.

bool enableChainConvEndInt

Decides whether to enable the current chain end-of-conversion interrupt.

uint8\_t channelCount

Indicates the channel counts.

*adc\_channel\_config\_t* \*channelConfig

Chain channels configuration.

struct `_adc_wdg_config`

*#include <fsl\_sar\_adc.h>* This structure is used to configure the ADC analog watchdog.

### Public Members

uint8\_t wdgIndex

Indicates the analog watchdog index

*adc\_wdg\_threshold\_int\_t* wdgThresholdInt

Selects watchdog threshold low or/and high interrupt to enable/disable.

uint16\_t lowThresholdVal

Sets the ADC analog watchdog low threshold value.

uint16\_t highThresholdVal

Sets the ADC analog watchdog high threshold value.

struct `_adc_calibration_config`

*#include <fsl\_sar\_adc.h>* This structure is used to configure the ADC calibration.

### Public Members

bool enableAverage

Decides whether to enable averaging of calibration time.

*adc\_sample\_time\_t* sampleTime

Selects sample time of calibration conversions.

*adc\_average\_sample\_numbers\_t* averageSampleNumbers

Selects calibration averaging sample numbers.

struct `_adc_user_offset_gain_config`

*#include <fsl\_sar\_adc.h>* This structure is used to configure the ADC user offset and gain.

**Public Members**

`int8_t userOffset`  
Sets user defined gain value.

`int16_t userGain`  
Sets user defined offset value.

`struct _adc_self_test_config`  
*#include <fsl\_sar\_adc.h>* This structure is used to configure the ADC self-test.

**Public Members**

`adc_alg_type_t algType`  
Selects the self-test algorithm.

`uint8_t algSteps`  
Sets the self-test algorithm steps, it should be programmed to zero in scan mode.

`uint8_t algSSamplePhaseDuration`  
Sets the self-test algorithm S conversion sampling phase duration.

`uint8_t algCSamplePhaseDuration`  
Sets the self-test algorithm C conversion sampling phase duration.

`uint8_t baudRate`  
Sets the baud rate for the selected algorithm in scan mode, must write to this field before enabling a self-test channel.

`struct _adc_self_test_wdg_config`  
*#include <fsl\_sar\_adc.h>* This structure is used to configure the ADC self-test watchdog for algorithm steps.

---

**Note:** The algorithm S step 2 only has the 'LowThrsholdVal'.

---

**Public Members**

`adc_self_test_wdg_threshold_t wdgThresholdId`  
Indicates the self-test watchdog index

`uint16_t lowThrsholdVal`  
Sets the self-test watchdog low threshold value.

`uint16_t highThrsholdVal`  
Sets the self-test watchdog high threshold value.

`struct _adc_conv_result`  
*#include <fsl\_sar\_adc.h>* This structure is used to save the result information when obtaining the conversion result.

**Public Members**

`bool overWrittenFlag`  
Indicates when conversion data was overwritten by a newer result, the new data is written or discarded according to MCR[OWREN].

uint8\_t convMode

Indicates the mode of conversion for the corresponding channel.

uint16\_t convData

Stores the conversion data corresponding to the internal channel.

struct \_adc\_self\_test\_conv\_result

*#include <fsl\_sar\_adc.h>* This structure is used to save the result information when obtaining the self-test channel conversion result.

---

**Note:** The member 'convData' is used to store self-test channel conversion results. Only when executing step 1 of algorithm S, member 'convDataFraction' will be used to store the fractional part data. When executing other algorithms, this member will not be used.

---

### Public Members

bool overWrittenFlag

Indicates when conversion data is overwritten by a newer result.

uint16\_t convData

Stores the conversion data corresponding to the internal self-test channel.

uint16\_t convDataFraction

This field is only used to store the fractional part conversion result.

## 2.49 SEMA42: Hardware Semaphores Driver

FSL\_SEMA42\_DRIVER\_VERSION

SEMA42 driver version.

SEMA42 status return codes.

*Values:*

enumerator kStatus\_SEMA42\_Busy

SEMA42 gate has been locked by other processor.

enumerator kStatus\_SEMA42\_Reseting

SEMA42 gate resetting is ongoing.

enum \_sema42\_gate\_status

SEMA42 gate lock status.

*Values:*

enumerator kSEMA42\_Unlocked

The gate is unlocked.

enumerator kSEMA42\_LockedByProc0

The gate is locked by processor 0.

enumerator kSEMA42\_LockedByProc1

The gate is locked by processor 1.

enumerator kSEMA42\_LockedByProc2

The gate is locked by processor 2.

enumerator `kSEMA42_LockedByProc3`

The gate is locked by processor 3.

enumerator `kSEMA42_LockedByProc4`

The gate is locked by processor 4.

enumerator `kSEMA42_LockedByProc5`

The gate is locked by processor 5.

enumerator `kSEMA42_LockedByProc6`

The gate is locked by processor 6.

enumerator `kSEMA42_LockedByProc7`

The gate is locked by processor 7.

enumerator `kSEMA42_LockedByProc8`

The gate is locked by processor 8.

enumerator `kSEMA42_LockedByProc9`

The gate is locked by processor 9.

enumerator `kSEMA42_LockedByProc10`

The gate is locked by processor 10.

enumerator `kSEMA42_LockedByProc11`

The gate is locked by processor 11.

enumerator `kSEMA42_LockedByProc12`

The gate is locked by processor 12.

enumerator `kSEMA42_LockedByProc13`

The gate is locked by processor 13.

enumerator `kSEMA42_LockedByProc14`

The gate is locked by processor 14.

typedef enum `_sema42_gate_status` `sema42_gate_status_t`  
SEMA42 gate lock status.

void `SEMA42_Init(SEMA42_Type *base)`

Initializes the SEMA42 module.

This function initializes the SEMA42 module. It only enables the clock but does not reset the gates because the module might be used by other processors at the same time. To reset the gates, call either `SEMA42_ResetGate` or `SEMA42_ResetAllGates` function.

#### Parameters

- `base` – SEMA42 peripheral base address.

void `SEMA42_Deinit(SEMA42_Type *base)`

De-initializes the SEMA42 module.

This function de-initializes the SEMA42 module. It only disables the clock.

#### Parameters

- `base` – SEMA42 peripheral base address.

`status_t` `SEMA42_TryLock(SEMA42_Type *base, uint8_t gateNum, uint8_t procNum)`

Tries to lock the SEMA42 gate.

This function tries to lock the specific SEMA42 gate. If the gate has been locked by another processor, this function returns an error code.

#### Parameters

- `base` – SEMA42 peripheral base address.
- `gateNum` – Gate number to lock.
- `procNum` – Current processor number.

#### Return values

- `kStatus_Success` – Lock the sema42 gate successfully.
- `kStatus_SEMA42_Busy` – Sema42 gate has been locked by another processor.

`status_t SEMA42_Lock(SEMA42_Type *base, uint8_t gateNum, uint8_t procNum)`

Locks the SEMA42 gate.

This function locks the specific SEMA42 gate. If the gate has been locked by other processors, this function waits until it is unlocked and then lock it.

If `SEMA42_BUSY_POLL_COUNT` is defined and non-zero, the function will timeout after the specified number of polling iterations and return `kStatus_Timeout`.

#### Parameters

- `base` – SEMA42 peripheral base address.
- `gateNum` – Gate number to lock.
- `procNum` – Current processor number.

#### Return values

- `kStatus_Success` – The gate was successfully locked.
- `kStatus_Timeout` – Timeout occurred while waiting for the gate to be unlocked.

#### Returns

`status_t`

`static inline void SEMA42_Unlock(SEMA42_Type *base, uint8_t gateNum)`

Unlocks the SEMA42 gate.

This function unlocks the specific SEMA42 gate. It only writes unlock value to the SEMA42 gate register. However, it does not check whether the SEMA42 gate is locked by the current processor or not. As a result, if the SEMA42 gate is not locked by the current processor, this function has no effect.

#### Parameters

- `base` – SEMA42 peripheral base address.
- `gateNum` – Gate number to unlock.

`static inline sema42_gate_status_t SEMA42_GetGateStatus(SEMA42_Type *base, uint8_t gateNum)`

Gets the status of the SEMA42 gate.

This function checks the lock status of a specific SEMA42 gate.

#### Parameters

- `base` – SEMA42 peripheral base address.
- `gateNum` – Gate number.

#### Returns

`status` Current status.

`status_t SEMA42_ResetGate(SEMA42_Type *base, uint8_t gateNum)`

Resets the SEMA42 gate to an unlocked status.

This function resets a SEMA42 gate to an unlocked status.

#### Parameters

- `base` – SEMA42 peripheral base address.
- `gateNum` – Gate number.

#### Return values

- `kStatus_Success` – SEMA42 gate is reset successfully.
- `kStatus_SEMA42_Reseting` – Some other reset process is ongoing.

`static inline status_t SEMA42_ResetAllGates(SEMA42_Type *base)`

Resets all SEMA42 gates to an unlocked status.

This function resets all SEMA42 gate to an unlocked status.

#### Parameters

- `base` – SEMA42 peripheral base address.

#### Return values

- `kStatus_Success` – SEMA42 is reset successfully.
- `kStatus_SEMA42_Reseting` – Some other reset process is ongoing.

`SEMA42_GATE_NUM_RESET_ALL`

The number to reset all SEMA42 gates.

`SEMA42_GATEn(base, n)`

SEMA42 gate `n` register address.

The SEMA42 gates are sorted in the order 3, 2, 1, 0, 7, 6, 5, 4, ... not in the order 0, 1, 2, 3, 4, 5, 6, 7, ... The macro `SEMA42_GATEn` gets the SEMA42 gate based on the gate index.

The input gate index is XOR'ed with 3U:  $0 \wedge 3 = 3$   $1 \wedge 3 = 2$   $2 \wedge 3 = 1$   $3 \wedge 3 = 0$   $4 \wedge 3 = 7$   $5 \wedge 3 = 6$   $6 \wedge 3 = 5$   $7 \wedge 3 = 4$  ...

`SEMA42_BUSY_POLL_COUNT`

Maximum polling iterations for SEMA42 waiting loops.

This parameter defines the maximum number of iterations for any polling loop in the SEMA42 driver code before timing out and returning an error.

It applies to all waiting loops in SEMA42 driver, such as waiting for a gate to be unlocked, waiting for a reset to complete, or waiting for a resource to become available.

This is a count of loop iterations, not a time-based value.

If defined as 0, polling loops will continue indefinitely until their exit condition is met, which could potentially cause the system to hang if hardware doesn't respond or if a resource is never released.

## 2.50 Siul2

`FSL_SIUL2_DRIVER_VERSION`

SIUL2 driver version.

`FEATURE_SIUL2_MAX_NUMBER_OF_INPUT`

SIUL2 module maximum number of input signal on a pin.

**FEATURE\_ADC\_INTERLEAVE\_MAX\_MUX\_MODE**

Some pins have two ADC interleave config, such as GPIO45 can be muxed as ADC0\_S8 & ADC2\_S8.

**DCM\_DCMRWF4\_ADC\_INTERLEAVE\_MASK**

Mask all adc interleave bits, some bit may not exist on some parts.

SIUL2\_PORT\_WRITE8(address, value)

SIUL2\_PORT\_WRITE32(address, value)

SIUL2\_PORT\_READ32(address)

SIUL2\_PORT\_READ8(address)

SIUL2\_GPDO\_ADDR(base, pin)

SIUL2\_GPDI\_ADDR(base, pin)

SIUL2\_PGPDO\_REG\_16\_31(base, x)

SIUL2\_PGPDO\_REG\_0\_15(base, x)

enum siul2\_port\_pull\_config

Internal resistor pull feature selection.

*Values:*

enumerator kPORT\_INTERNAL\_PULL\_DOWN\_ENABLED

internal pull-down resistor is enabled.

enumerator kPORT\_INTERNAL\_PULL\_UP\_ENABLED

internal pull-up resistor is enabled.

enumerator kPORT\_INTERNAL\_PULL\_NOT\_ENABLED

internal pull-down/up resistor is disabled.

enum siul2\_port\_mux

Configures the Pin output muxing selection.

*Values:*

enumerator kPORT\_MUX\_AS\_GPIO

corresponding pin is configured as GPIO

enumerator kPORT\_MUX\_ALT1

chip-specific

enumerator kPORT\_MUX\_ALT2

chip-specific

enumerator kPORT\_MUX\_ALT3

chip-specific

enumerator kPORT\_MUX\_ALT4

chip-specific

enumerator kPORT\_MUX\_ALT5

chip-specific

enumerator kPORT\_MUX\_ALT6

chip-specific

enumerator kPORT\_MUX\_ALT7  
chip-specific

enumerator kPORT\_MUX\_ALT8  
chip-specific

enumerator kPORT\_MUX\_ALT9  
chip-specific

enumerator kPORT\_MUX\_ALT10  
chip-specific

enumerator kPORT\_MUX\_ALT11  
chip-specific

enumerator kPORT\_MUX\_ALT12  
chip-specific

enumerator kPORT\_MUX\_ALT13  
chip-specific

enumerator kPORT\_MUX\_ALT14  
chip-specific

enumerator kPORT\_MUX\_ALT15  
chip-specific

enumerator kPORT\_MUX\_NOT\_AVAILABLE  
chip-specific

enum siul2\_port\_input\_filter

Configures the Pin filter enable.

*Values:*

enumerator kPORT\_INPUT\_FILTER\_DISABLED  
IFE OFF

enumerator kPORT\_INPUT\_FILTER\_ENABLED  
IFE ON

enumerator kPORT\_INPUT\_FILTER\_NOT\_AVAILABLE  
IFE NOT AVAILABLE

enum port\_pull\_keep

Configures the Pad keep enable.

*Values:*

enumerator kPORT\_PULL\_KEEP\_DISABLED  
PKE OFF

enumerator kPORT\_PULL\_KEEP\_ENABLED  
PKE ON

enumerator kPORT\_PULL\_KEEP\_NOT\_AVAILABLE  
PKE NOT AVAILABLE

enum siul2\_port\_invert

Configures signal invert for the pin.

*Values:*

enumerator kPORT\_INVERT\_DISABLED  
INV OFF

enumerator kPORT\_INVERT\_ENABLED  
INV ON

enumerator kPORT\_INVERT\_NOT\_AVAILABLE  
INV NOT AVAILABLE

enum siul2\_port\_output\_buffer  
Configures the output buffer enable.

*Values:*

enumerator kPORT\_OUTPUT\_BUFFER\_DISABLED  
Output buffer disabled

enumerator kPORT\_OUTPUT\_BUFFER\_ENABLED  
Output buffer enabled

enumerator kPORT\_OUTPUT\_BUFFER\_NOT\_AVAILABLE  
Output buffer not available

enum siul2\_port\_input\_buffer  
Configures the Input Buffer Enable field.

*Values:*

enumerator kPORT\_INPUT\_BUFFER\_DISABLED  
Input buffer disabled

enumerator kPORT\_INPUT\_BUFFER\_ENABLED  
Input buffer enabled

enumerator kPORT\_INPUT\_BUFFER\_NOT\_AVAILABLE  
Input buffer not available

enum siul2\_port\_inputmux\_t  
Configures the Pin input muxing selection.

*Values:*

enumerator kPORT\_INPUT\_MUX\_ALT0  
Chip-specific

enumerator kPORT\_INPUT\_MUX\_ALT1  
Chip-specific

enumerator kPORT\_INPUT\_MUX\_ALT2  
Chip-specific

enumerator kPORT\_INPUT\_MUX\_ALT3  
Chip-specific

enumerator kPORT\_INPUT\_MUX\_ALT4  
Chip-specific

enumerator kPORT\_INPUT\_MUX\_ALT5  
Chip-specific

enumerator kPORT\_INPUT\_MUX\_ALT6  
Chip-specific

enumerator kPORT\_INPUT\_MUX\_ALT7

Chip-specific

enumerator kPORT\_INPUT\_MUX\_ALT8

Chip-specific

enumerator kPORT\_INPUT\_MUX\_ALT9

Chip-specific

enumerator kPORT\_INPUT\_MUX\_ALT10

Chip-specific

enumerator kPORT\_INPUT\_MUX\_ALT11

Chip-specific

enumerator kPORT\_INPUT\_MUX\_ALT12

Chip-specific

enumerator kPORT\_INPUT\_MUX\_ALT13

Chip-specific

enumerator kPORT\_INPUT\_MUX\_ALT14

Chip-specific

enumerator kPORT\_INPUT\_MUX\_ALT15

Chip-specific

enumerator kPORT\_INPUT\_MUX\_NO\_INIT

No initialization

enum siul2\_port\_safe\_mode

Configures the Safe Mode Control.

*Values:*

enumerator kPORT\_SAFE\_MODE\_DISABLED

To drive pad in hi-z state using OBE = 0, when FCCU in fault state. The OBE will be driven by IP/SIUL when FCCU leaves the fault state.

enumerator kPORT\_SAFE\_MODE\_ENABLED

No effect on IP/SIUL driven OBE value

enumerator kPORT\_SAFE\_MODE\_NOT\_AVAILABLE

Not available

enum siul2\_\_port\_slew\_rate

Configures the slew rate control.

*Values:*

enumerator kPORT\_SLEW\_RATE\_FASTEST

Fmax=133 MHz(at 1.8V), 100 MHz (at 3.3V), apply for SIUL2\_0/1

enumerator kPORT\_SLEW\_RATE\_SLOWEST

Fmax=83 MHz (at 1.8V), 63 MHz (at 3.3V), apply for SIUL2\_0/1

enumerator kPORT\_SLEW\_RATE\_NOT\_AVAILABLE

Not available

enum siul2\_port\_drive\_strength

Configures the drive strength.

*Values:*

enumerator kPORT\_DRIVE\_STRENGTH\_DISABLED

Disables DSE.

enumerator kPORT\_DRIVE\_STRENGTH\_ENABLED

Enables DSE.

enumerator kPORT\_DRIVE\_STRENGTH\_NOT\_AVAILABLE

Not available.

enum siul2\_port\_direction

Configures port direction.

*Values:*

enumerator kPORT\_IN

Sets port pin as input.

enumerator kPORT\_OUT

Sets port pin as output.

enumerator kPORT\_IN\_OUT

Sets port pin as bidirectional.

enumerator kPORT\_HI\_Z

Sets port pin as high\_z.

enum siul2\_adc\_interleaves

Configures adc interleave mux mode. Note! Not all are supported for a given part, please refer to IOMUX table for supported interleaves.

*Values:*

enumerator kMUX\_MODE\_NOT\_AVAILABLE

Adc Interleave not available.

enumerator kMUX\_MODE\_EN\_ADC1\_S18\_1

Set bit ADC1\_S18 to 1

enumerator kMUX\_MODE\_EN\_ADC0\_S8\_1

Set bit ADC0\_S8 to 1

enumerator kMUX\_MODE\_EN\_ADC0\_S9\_1

Set bit ADC0\_S9 to 1

enumerator kMUX\_MODE\_EN\_ADC1\_S14\_1

Set bit ADC1\_S14 to 1

enumerator kMUX\_MODE\_EN\_ADC1\_S15\_1

Set bit ADC1\_S15 to 1

enumerator kMUX\_MODE\_EN\_ADC1\_S22\_1

Set bit ADC1\_S22 to 1

enumerator kMUX\_MODE\_EN\_ADC1\_S23\_1

Set bit ADC1\_S23 to 1

enumerator kMUX\_MODE\_EN\_ADC0\_S12\_1

Set bit ADC0\_S12 to 1

enumerator kMUX\_MODE\_EN\_ADC0\_S13\_1

Set bit ADC0\_S13 to 1

enumerator kMUX\_MODE\_EN\_ADC2\_S8\_1

Set bit ADC2\_S8 to 1

enumerator kMUX\_MODE\_EN\_ADC2\_S9\_1  
Set bit ADC2\_S9 to 1

enumerator kMUX\_MODE\_EN\_ADC0\_S14\_1  
Set bit ADC0\_S14 to 1

enumerator kMUX\_MODE\_EN\_ADC0\_S17\_1  
Set bit ADC0\_S17 to 1

enumerator kMUX\_MODE\_EN\_ADC1\_S18\_0  
With bits 15-0, only clear ADC1\_S18 bit, the other bits set to 1

enumerator kMUX\_MODE\_EN\_ADC0\_S8\_0  
With bits 15-0, only clear ADC0\_S8 bit, the other bits set to 1

enumerator kMUX\_MODE\_EN\_ADC0\_S9\_0  
With bits 15-0, only clear ADC0\_S9 bit, the other bits set to 1

enumerator kMUX\_MODE\_EN\_ADC1\_S14\_0  
With bits 15-0, only clear ADC1\_S14 bit, the other bits set to 1

enumerator kMUX\_MODE\_EN\_ADC1\_S15\_0  
With bits 15-0, only clear ADC1\_S15 bit, the other bits set to 1

enumerator kMUX\_MODE\_EN\_ADC1\_S22\_0  
With bits 15-0, only clear ADC1\_S22 bit, the other bits set to 1

enumerator kMUX\_MODE\_EN\_ADC1\_S23\_0  
With bits 15-0, only clear ADC1\_S23 bit, the other bits set to 1

enumerator kMUX\_MODE\_EN\_ADC0\_S12\_0  
With bits 15-0, only clear ADC0\_S12 bit, the other bits set to 1

enumerator kMUX\_MODE\_EN\_ADC0\_S13\_0  
With bits 15-0, only clear ADC0\_S13 bit, the other bits set to 1

enumerator kMUX\_MODE\_EN\_ADC2\_S8\_0  
With bits 15-0, only clear ADC2\_S8 bit, the other bits set to 1

enumerator kMUX\_MODE\_EN\_ADC2\_S9\_0  
With bits 15-0, only clear ADC2\_S9 bit, the other bits set to 1

enumerator kMUX\_MODE\_EN\_ADC0\_S14\_0  
With bits 15-0, only clear ADC0\_S14 bit, the other bits set to 1

enumerator kMUX\_MODE\_EN\_ADC0\_S17\_0  
With bits 15-0, only clear ADC0\_S17 bit, the other bits set to 1

enum \_siul2\_port\_num

PORT definition.

*Values:*

enumerator kSIUL2\_PTA

PTA.

enumerator kSIUL2\_PTB

PTB.

enumerator kSIUL2\_PTC

PTC.

enumerator kSIUL2\_PTD  
PTD.

enumerator kSIUL2\_PTE  
PTE.

enumerator kSIUL2\_PTF  
PTF.

enumerator kSIUL2\_PTG  
PTG.

enum siul2\_interrupt\_config

*Values:*

enumerator kSIUL2\_InterruptStatusFlagDisabled  
Interrupt status flag is disabled.

enumerator kSIUL2\_InterruptRisingEdge

enumerator kSIUL2\_InterruptFallingEdge

enumerator kSIUL2\_InterruptBothEdge

typedef uint8\_t siul2\_port\_pins\_Level\_t

Type of a port levels representation.

typedef enum siul2\_port\_pull\_config siul2\_port\_pull\_config\_t

Internal resistor pull feature selection.

typedef enum siul2\_port\_mux siul2\_port\_mux\_t

Configures the Pin output muxing selection.

typedef enum siul2\_port\_input\_filter siul2\_port\_input\_filter\_t

Configures the Pin filter enable.

typedef enum port\_pull\_keep siul2\_port\_pull\_keep\_t

Configures the Pad keep enable.

typedef enum siul2\_port\_invert siul2\_port\_invert\_t

Configures signal invert for the pin.

typedef enum siul2\_port\_output\_buffer siul2\_port\_output\_buffer\_t

Configures the output buffer enable.

typedef enum siul2\_port\_input\_buffer siul2\_port\_input\_buffer\_t

Configures the Input Buffer Enable field.

typedef enum siul2\_port\_safe\_mode siul2\_port\_safe\_mode\_t

Configures the Safe Mode Control.

typedef enum siul2\_port\_slew\_rate siul2\_port\_slew\_rate\_t

Configures the slew rate control.

typedef enum siul2\_port\_drive\_strength siul2\_port\_drive\_strength\_t

Configures the drive strength.

typedef enum siul2\_port\_direction siul2\_port\_direction\_t

Configures port direction.

typedef enum siul2\_adc\_interleaves siul2\_adc\_interleaves\_t

Configures adc interleave mux mode. Note! Not all are supported for a given part, please refer to IOMUX table for supported interleaves.

```
typedef struct siul2_pin_settings siul2_pin_settings_t
```

Defines the converter configuration.

This structure is used to configure the pins

```
typedef enum _siul2_port_num siul2_port_num_t
```

PORT definition.

```
typedef struct siul2_filter_config siul2_filter_config_t
```

```
typedef enum siul2_interrupt_config siul2_interrupt_config_t
```

```
void SIUL2_PinInit(const siul2_pin_settings_t *config)
```

Initialize pin.

#### Parameters

- config – the pin's setting *siul2\_pin\_settings\_t*.

```
void SIUL2_SetPinInputBuffer(SIUL2_Type *base, uint32_t pin, bool enable, uint32_t  
inputMuxReg, siul2_port_inputmux_t inputMux)
```

Set the pin Input Buffer.

#### Parameters

- base – SIUL2 peripheral base pointer
- pin – pin number, 0, 1...511, see RM for available pins
- enable – Enable output buffer
- inputMuxReg – Pin muxing register slot selection
- inputMux – Pin muxing slot selection

```
void SIUL2_SetPinOutputBuffer(SIUL2_Type *base, uint32_t pin, bool enable, siul2_port_mux_t  
mux)
```

Set the pin Output Buffer.

#### Parameters

- base – SIUL2 peripheral base pointer
- pin – pin number, 0, 1...511, see RM for available pins
- enable – Enable output buffer
- mux – Pin muxing slot selection

```
void SIUL2_SetPinPullSel(SIUL2_Type *base, uint32_t pin, siul2_port_pull_config_t pullConfig)
```

Configures the pin pull select.

This function configures the internal resistor.

#### Parameters

- base – SIUL2 peripheral base pointer
- pin – pin number, 0, 1...511, see RM for available pins
- pullConfig – The pull configuration

```
void SIUL2_SetPinDirection(SIUL2_Type *base, uint32_t pin, siul2_port_direction_t direction)
```

Set the pin direction.

#### Parameters

- base – SIUL2 peripheral base pointer
- pin – pin number, 0, 1...511, see RM for available pins.

- direction – pin direction.

```
void SIUL2_PortSet(SIUL2_Type *base, siul2_port_num_t port, uint32_t pins)
```

Sets the output level of the multiple GPIO pins to the logic 1.

#### Parameters

- base – SIUL2 peripheral base pointer
- port – GPIO PORT number, see “*siul2\_port\_num\_t*”.
- pins – ORed GPIO pins in a port.

```
void SIUL2_PortMaskWrite(SIUL2_Type *base, siul2_port_num_t port, uint32_t pins, uint32_t mask)
```

Sets the output level of the multiple GPIO pins to the logic 1.

#### Parameters

- base – SIUL2 peripheral base pointer
- port – GPIO PORT number, see “*siul2\_port\_num\_t*”.
- pins – GPIO pins to be configured.
- mask – ORed bits of which pins will be masked.

```
void SIUL2_PortClear(SIUL2_Type *base, siul2_port_num_t port, uint32_t pins)
```

Sets the output level of the multiple GPIO pins to the logic 0.

#### Parameters

- base – SIUL2 peripheral base pointer
- port – GPIO PORT number, see “*siul2\_port\_num\_t*”.
- pins – GPIO pin number macro

```
void SIUL2_PortToggle(SIUL2_Type *base, siul2_port_num_t port, uint32_t pins)
```

Toggle the output level of the multiple GPIO pins.

#### Parameters

- base – SIUL2 peripheral base pointer
- port – GPIO PORT number, see “*siul2\_port\_num\_t*”.
- pins – GPIO pin number macro

```
static inline void SIUL2_PortPinWrite(SIUL2_Type *base, siul2_port_num_t port, uint32_t pin, uint8_t output)
```

Set the pin output.

#### Parameters

- base – SIUL2 peripheral base pointer
- port – GPIO PORT number, see “*siul2\_port\_num\_t*”.
- pin – GPIO pin number
- output – Output value, 0 or 1.

```
static inline uint32_t SIUL2_PortPinRead(SIUL2_Type *base, siul2_port_num_t port, uint8_t pin)
```

Get the pin input.

#### Parameters

- base – SIUL2 peripheral base pointer
- port – GPIO PORT number, see “*siul2\_port\_num\_t*”.
- pin – GPIO pin number

```
static inline void SIUL2_PinWrite(SIUL2_Type *base, uint32_t pin, uint8_t output)
```

Set the pin output.

#### Parameters

- base – SIUL2 peripheral base pointer
- pin – GPIO pin number
- output – Output value, 0 or 1.

```
static inline uint32_t SIUL2_PinRead(SIUL2_Type *base, uint8_t pin)
```

Get the pin input.

#### Parameters

- base – SIUL2 peripheral base pointer
- pin – GPIO pin number

```
static inline void SIUL2_SetGlitchFilterPrescaler(SIUL2_Type *base, uint8_t div)
```

Set the Glitch filter prescaler.

#### Parameters

- base – SIUL2 peripheral base pointer
- div – Glitch filter prescaler 0...15. Prescaled Filter Clock period is internal oscillator period x (div + 1).

```
static inline void SIUL2_SetGlitchFilterMaxCount(SIUL2_Type *base, uint32_t req, int8_t filterCount)
```

Set Glitch filter max count.

#### Parameters

- base – SIUL2 peripheral base pointer
- req – which interrupt/DMA request to set, 0...31
- filterCount – Maximum filter count 0...15, < 0 disable filterCount.

```
void SIUL2_SetDmaInterruptConfig(SIUL2_Type *base, uint32_t req, siul2_interrupt_config_t config)
```

Setup Interrupt configuration.

#### Parameters

- base – SIUL2 peripheral base pointer
- req – which interrupt/DMA request to set, 0...31
- config – the configuration structure.

```
void SIUL2_EnableExtInterrupt(SIUL2_Type *base, uint32_t req, siul2_interrupt_config_t config, int8_t filterCount)
```

Enable external interrupt.

#### Parameters

- base – SIUL2 peripheral base pointer
- req – which interrupt/DMA request to set, 0...31
- config – interrupt configuration, siul2\_interrupt\_config\_t
- filterCount – Maximum filter count 0...15, < 0 disable filterCount.

```
void SIUL2_EnableExtDma(SIUL2_Type *base, uint32_t req, siul2_interrupt_config_t config,
                       int8_t filterCount)
```

Enable external DMA request.

#### Parameters

- base – SIUL2 peripheral base pointer
- req – which interrupt/DMA request to set, 0...31
- config – interrupt configuration, *siul2\_interrupt\_config\_t*
- filterCount – Maximum filter count 0...15, < 0 disable filterCount.

```
static inline void SIUL2_DisableExtDmaAndInterrupt(SIUL2_Type *base, uint32_t req)
Disable external DMA and interrupt.
```

#### Parameters

- base – SIUL2 peripheral base pointer
- req – which interrupt/DMA request to set, 0...31

```
static inline void SIUL2_DisableExtDmaAndInterrupts(SIUL2_Type *base, uint32_t mask)
Disable mutiple external DMA and interrupts.
```

#### Parameters

- base – SIUL2 peripheral base pointer
- mask – bit mask of external DMA or interrupt requests

```
void SIUL2_EnableExtInterrupts(SIUL2_Type *base, uint32_t mask, siul2_interrupt_config_t
                               config, int8_t filterCount)
```

Enable mutiple external interrupts.

#### Parameters

- base – SIUL2 peripheral base pointer
- mask – bit mask of interrupt requests
- config – interrupt configuration, *siul2\_interrupt\_config\_t*
- filterCount – Maximum filter count 0...15, < 0 disable filterCount.

```
void SIUL2_EnableExtDmaRequests(SIUL2_Type *base, uint32_t mask, siul2_interrupt_config_t
                               config, int8_t filterCount)
```

Enable mutiple external DMA requests.

#### Parameters

- base – SIUL2 peripheral base pointer
- mask – bit mask of DMA requests
- config – interrupt configuration, *siul2\_interrupt\_config\_t*
- filterCount – Maximum filter count 0...15, < 0 disable filterCount.

```
static inline uint32_t SIUL2_GetExtDmaInterruptStatusFlags(SIUL2_Type *base)
Get the external DMA/interrupt status flag.
```

#### Parameters

- base – SIUL2 peripheral base pointer

#### Returns

the status flags

```
static inline void SIUL2_ClearExtDmaInterruptStatusFlags(SIUL2_Type *base, uint32_t mask)
```

Clear the external DMA/interrupt status flags.

#### Parameters

- base – SIUL2 peripheral base pointer
- mask – the status flags bit mask

```
struct siul2_pin_settings
```

*#include <fsl\_siul2.h>* Defines the converter configuration.

This structure is used to configure the pins

#### Public Members

SIUL2\_Type \*base

The main SIUL2 base pointer.

uint32\_t pinPortIdx

Port pin number.

*siul2\_port\_pull\_config\_t* pullConfig

Internal resistor pull feature selection.

*siul2\_port\_mux\_t* mux

Pin output muxing selection.

*siul2\_port\_safe\_mode\_t* safeMode

Configures the Safe Mode Control, apply for SIUL2\_0/1

*siul2\_port\_slew\_rate\_t* slewRateCtrlSel

Configures the Slew Rate Control field.

*siul2\_port\_drive\_strength\_t* driveStrength

Configures DSE

*siul2\_port\_input\_filter\_t* inputFilter

Configures IFE

*siul2\_port\_pull\_keep\_t* pullKeep

Configures PKE

*siul2\_port\_invert\_t* invert

Configures IFE

*siul2\_port\_output\_buffer\_t* outputBuffer

Configures the Output Buffer Enable.

*siul2\_port\_input\_buffer\_t* inputBuffer

Configures the Input Buffer Enable.

*siul2\_adc\_interleaves\_t* adcInterleaves[(2U)]

Configures the adc interleave mux modes.

*siul2\_port\_inputmux\_t* inputMux[(16U)]

Configures the input muxing

uint32\_t inputMuxReg[(16U)]

Configures the input muxing register. For the pins controlled by both SIUL2\_0 and SIUL2\_1 instances, refer the note for PINS\_DRV\_SetInputBuffer function

*siul2\_port\_pins\_Level\_t* initialValue  
Initial value

```
struct siul2_filter_config
#include <fsl_siul2.h>
```

### Public Members

uint8\_t preScaler  
Interrupt Filter clock prescaler setting, 0-15.

uint8\_t maxCount  
Interrupt Filter Maximum Counter, 0-15.

## 2.51 STM: STM Driver

```
void STM_GetDefaultConfig(stm_config_t *config)
Initializes STM configure structure.
```

This function initializes the STM configure structure to default value. The default value are:

```
config->enableRunInDebug = true;
config->enableIRQ = true;
config->prescale = 0U;
```

### See also:

*stm\_config\_t*

### Parameters

- *config* – Pointer to STM config structure.

```
void STM_Init(STM_Type *base, const stm_config_t *config)
Initializes the STM.
```

This function configures the peripheral for basic operation.

### Parameters

- *base* – STM peripheral base address
- *config* – The configuration of STM

```
void STM_Deinit(STM_Type *base)
Shuts down the STM.
```

This function shuts down the STM.

### Parameters

- *base* – STM peripheral base address

```
static inline void STM_ClearStatusFlags(STM_Type *base, stm_channel_t channel)
Clear STM flag.
```

This function clears STM channel interrupt flag which is set due to a match on the channel.

### See also:

*stm\_channel\_t*

**Parameters**

- `base` – STM peripheral base address
- `channel` – The compare channel that corresponds to the flag that needs to be cleared.

```
static inline uint32_t STM_GetStatusFlags(STM_Type *base, stm_channel_t channel)
```

Gets channel interrupt flag of the STM.

**See also:**

`stm_channel_t`

**Parameters**

- `base` – STM peripheral base address
- `channel` – The channel number.

**Returns**

The channel Interrupt flag.

```
void STM_SetCompare(STM_Type *base, stm_channel_t channel, uint32_t value)
```

Set compare value for specific channel of the STM module and enable the channel.

**See also:**

`stm_channel_t`

**Parameters**

- `base` – STM peripheral base address
- `channel` – The compare channel to be configured.
- `value` – Compare value, range from 0 to 0xFFFFFFFF

```
static inline void STM_EnableCompareChannel(STM_Type *base, stm_channel_t channel)
```

Enable STM compare channel.

**See also:**

`stm_channel_t`

**Parameters**

- `base` – STM peripheral base address
- `channel` – The channel number.

```
static inline void STM_DisableCompareChannel(STM_Type *base, stm_channel_t channel)
```

Disable STM compare channel.

**See also:**

`stm_channel_t`

**Parameters**

- `base` – STM peripheral base address
- `channel` – The channel number.

FSL\_STM\_DRIVER\_VERSION

Defines STM driver version.

enum *\_stm\_channel*

List of STM channels.

*Values:*

enumerator kSTM\_Channel\_0

STM channel 0

enumerator kSTM\_Channel\_1

STM channel 1

enumerator kSTM\_Channel\_2

STM channel 2

enumerator kSTM\_Channel\_3

STM channel 3

enum *\_stm\_channel\_match*

List of STM compare match mask to indicate channel interrupt in *stm\_callback\_t* function flags parameters.

*Values:*

enumerator kSTM\_Channel\_Match\_Msk\_0

STM channel compare register 0

enumerator kSTM\_Channel\_Match\_Msk\_1

STM channel compare register 1

enumerator kSTM\_Channel\_Match\_Msk\_2

STM channel compare register 2

enumerator kSTM\_Channel\_Match\_Msk\_3

STM channel compare register 3

typedef enum *\_stm\_channel* *stm\_channel\_t*

List of STM channels.

typedef enum *\_stm\_channel\_match* *stm\_channel\_match\_t*

List of STM compare match mask to indicate channel interrupt in *stm\_callback\_t* function flags parameters.

typedef struct *\_stm\_config* *stm\_config\_t*

Describes STM configuration structure.

typedef void (\**stm\_callback\_t*)(uint32\_t flags)

Define STM interrupt callback function pointer.

void STM\_DriverIRQHandler(uint32\_t index)

static inline void STM\_StartTimer(STM\_Type \*base)

Start the STM module.

This function write value into STM\_CR register to enable the STM

#### Parameters

- base – STM peripheral base address

```
static inline void STM_StopTimer(STM_Type *base)
```

Stop the STM module.

This function write value into STM\_CR register to disable the STM.

#### Parameters

- base – STM peripheral base address

```
struct _stm_config
```

*#include <fsl\_stm.h>* Describes STM configuration structure.

#### Public Members

```
bool enableRunInDebug
```

true: Timer stops in Debug mode false: Timer runs in Debug mode

```
bool enableIRQ
```

true: Enable STM interrupt false: Disable STM interrupt

```
uint8_t prescale
```

Selects the module clock divide value for the prescale (0–255).

## 2.52 SWT: Software Watchdog Timer

```
void SWT_Init(SWT_Type *base, const swt_config_t *config)
```

Initializes the SWT module with configuration.

This function initializes the SWT. When called, the SWT runs according to the configuration. This is an example.

```
swt_config_t config;
SWT_GetDefaultConfig(&config);
config.timeoutValue = 32000U;
SWT_Init(swt_base, &config);
```

#### Parameters

- base – SWT peripheral base address
- config – Pointer to the SWT configuration structure.

```
void SWT_Deinit(SWT_Type *base)
```

De-initializes the SWT module.

This function de-initializes the SWT.

#### Parameters

- base – SWT peripheral base address

```
void SWT_GetDefaultConfig(swt_config_t *config)
```

Gets the default configuration for SWT.

This function initializes the SWT configuration structure to a default value. The default values are as follows.

```
config->enableSwt = true;
config->enableRunInDebug = false;
config->enableRunInStop = true;
config->interruptThenReset = false;
```

(continues on next page)

(continued from previous page)

```

config->enableWindowMode = false;
config->resetOnInvalidAccess = true;
config->serviceMode = kSWT_FixedServiceSequence;
config->timeoutValue = 0xFFFFU;
config->windowValue = 0U;
config->serviceKey = 0U;

```

**Parameters**

- config – Pointer to the configuration structure.

```
static inline void SWT_Enable(SWT_Type *base)
```

Enable SWT module.

**Parameters**

- base – SWT peripheral base address

```
static inline void SWT_Disable(SWT_Type *base)
```

Disable SWT module.

**Parameters**

- base – SWT peripheral base address

```
static inline void SWT_HardLock(SWT_Type *base)
```

Enable the hard lock.

This function will hard lock the SWT registers. Hard lock is disabled only by a reset.

**Parameters**

- base – SWT peripheral base address

```
static inline void SWT_SoftLock(SWT_Type *base)
```

Enable the soft lock.

This function will soft lock the SWT registers. Soft lock is disabled by a reset or by writing the unlock sequence.

**Parameters**

- base – SWT peripheral base address

```
void SWT_SoftUnlock(SWT_Type *base)
```

Unlock the soft lock.

This function will unlock the SWT registers locked by SWT\_SoftLock.

**Parameters**

- base – SWT peripheral base address

```
void SWT_RefreshWithFixedServiceSequence(SWT_Type *base)
```

SWT Refresh with Fixed Service Sequence.

This function will execute a fixed service sequence to refresh the SWT. SWT shall work in fixed service sequence mode `swt_service_mode_t`.

**Parameters**

- base – SWT peripheral base address

```
static inline void SWT_SetServiceKey(SWT_Type *base, uint16_t serviceKey)
```

Set the service key.

This function will set the initial service key for the keyed service sequence.

**Parameters**

- base – SWT peripheral base address
- serviceKey – The service key

void SWT\_RefreshWithKeyedServiceSequence(SWT\_Type \*base)

SWT Refresh with Keyed Service Sequence.

This function will excute a keyed service sequence to refresh the SWT. SWT shall work in keyed service sequence mode swt\_service\_mode\_t.

**Parameters**

- base – SWT peripheral base address

void SWT\_Refresh(SWT\_Type \*base)

SWT Refresh with automatic service sequence.

This function will automatically select the service sequence to refresh the SWT.

**Parameters**

- base – SWT peripheral base address

void SWT\_SetTimeoutValue(SWT\_Type \*base, uint32\_t timeoutValue)

Set the timeout value.

This function will set the SWT timeout period in clock cycles.

**Parameters**

- base – SWT peripheral base address
- timeoutValue – The timeout value

static inline void SWT\_SetWindowValue(SWT\_Type \*base, uint32\_t windowValue)

Set the window start value.

This function will set the window start value for SWT window mode. Software can write the service sequence only when the internal timer is less than this value.

**Parameters**

- base – SWT peripheral base address
- windowValue – The window start value

static inline uint32\_t SWT\_GetCounterValue(SWT\_Type \*base)

Get the counter value.

This function will get the internal counter value when SWT is disabled. It is usually used to determine whether the internal countdown timer is working properly.

This is an example:

```
SWT_Enable(SWT_BASE);
Delay(the_delay_time_shall_less_than_timeout_value);
SWT_Disable(SWT_BASE);
uint32_t counter_value = SWT_GetCounterValue(SWT_BASE);
```

**Parameters**

- base – SWT peripheral base address

**Returns**

The counter value

```
static inline bool SWT_GetTimeoutInterruptFlag(SWT_Type *base)
```

Get the timeout interrupt flag.

This function will get the timeout interrupt flag.

#### Parameters

- base – SWT peripheral base address

#### Returns

The timeout interrupt flag. true: Interrupt request due to an initial timeout

false: No interrupt request

```
static inline void SWT_ClearTimeoutInterruptFlag(SWT_Type *base)
```

Clear the timeout interrupt flag.

This function will clear the timeout interrupt flag and then SWT will send interrupt request due to an initial timeout.

#### Parameters

- base – SWT peripheral base address

```
static inline bool SWT_GetTimeoutResetFlag(SWT_Type *base)
```

Get the timeout reset flag.

This function can get the SWT reset request flag.

#### Parameters

- base – SWT peripheral base address

#### Returns

The reset request flag. true: Any reset request initiated false: No reset request

```
static inline void SWT_ClearTimeoutResetFlag(SWT_Type *base)
```

Clear the timeout reset flag.

This function can only reset the SWT module instead of the whole system. See the chip-specific information for the specific event associated with this flag.

#### Parameters

- base – SWT peripheral base address

```
FSL_SWT_DRIVER_VERSION
```

SWT Driver Version 2.1.0.

```
SWT_FIRST_WORD_OF_SOFT_UNLOCK
```

First word of soft unlock sequence

```
SWT_SECOND_WORD_OF_SOFT_UNLOCK
```

Second word of soft unlock sequence

```
SWT_FIRST_WORD_OF_FIXED_SERVICE
```

First word of fixed service sequence

```
SWT_SECOND_WORD_OF_FIXED_SERVICE
```

Second word of fixed service sequence

```
enum _swt_service_mode_t
```

SWT service mode.

*Values:*

```
enumerator kSWT_FixedServiceSequence
```

Write the fixed sequence

```
enumerator kSWT_KeyedServiceSequence
    write two pseudorandom key values
```

```
typedef enum _swt_service_mode_t swt_service_mode_t
    SWT service mode.
```

```
typedef struct _swt_config swt_config_t
    SWT configuration structure.
```

This structure holds the configuration settings for the SWT peripheral. To initialize this structure to reasonable defaults, call the `SWT_GetDefaultConfig()` function and pass a pointer to your config structure instance.

```
struct _swt_config
    #include <fsl_swt.h> SWT configuration structure.
```

This structure holds the configuration settings for the SWT peripheral. To initialize this structure to reasonable defaults, call the `SWT_GetDefaultConfig()` function and pass a pointer to your config structure instance.

### Public Members

```
bool enableSwt
```

Enables SWT

```
bool enableRunInDebug
```

Enable timers continues in debug mode

```
bool enableRunInStop
```

Enable timers continues in stop/standby mode

```
bool interruptThenReset
```

true: Generate an interrupt and load the countdown timer on an initial timeout, then generate a reset request on a subsequent timeout. false: Generate an immediate reset request on any timeout.

```
bool enableWindowMode
```

Enable timers run in window mode

```
bool resetOnInvalidAccess
```

true: Generate a bus error and reset request; false: Generate a bus error

```
swt_service_mode_t serviceMode
```

Service mode, `swt_service_mode_t`

```
uint32_t timeoutValue
```

Watchdog timeout period in clock cycles

```
uint32_t windowValue
```

Window start value

```
uint16_t serviceKey
```

Service key

## 2.53 TEMPSENSE: Temperature Sensor Module

```
void TEMPSENSE_GetDefaultConfig(tempsense_config_t *config)
```

This function is used to get predefined configurations for the tempsense initialization.

#### Parameters

- *config* – Pointer to the tempsense configuration structure, please refer to *tempsense\_config\_t* for details.

```
void TEMPSENSE_Init(TEMPSENSE_Type *base, const tempsense_config_t *config)
```

This function is used to initialize the tempsense.

#### Parameters

- *base* – Tempsense peripheral base address.
- *config* – Pointer to the tempsense configuration structure, please refer to *tempsense\_config\_t* for details.

```
void TEMPSENSE_Deinit(TEMPSENSE_Type *base)
```

This function is used to de-initialize the tempsense.

#### Parameters

- *base* – Tempsense peripheral base address.

```
float TEMPSENSE_GetCurrentTemperature(TEMPSENSE_Type *base, uint16_t adcResult, float  
adcRef, uint8_t adcRes)
```

Get current temperature.

#### Parameters

- *base* – Tempsense base pointer
- *adcResult* – The ADC conversion result.
- *adcRef* – The ADC VREF which used to calculate the real temperature.
- *adcRes* – The ADC resolution.

#### Returns

current temperature with degrees Celsius.

```
static inline void TEMPSENSE_EnableTempsense(TEMPSENSE_Type *base, bool enable)
```

Enable tempsense.

#### Parameters

- *base* – Tempsense base pointer.
- *enable* – Indicates whether to enable the tempsense.
  - **true** Enable the tempsense.
  - **false** Disable the tempsense.

```
static inline void TEMPSENSE_ExposeGround(TEMPSENSE_Type *base, bool enable)
```

Expose ground.

#### Parameters

- *base* – TEMPMON base pointer.
- *enable* – Indicates whether to expose the ground.
  - **true** Expose the ground.
  - **false** No exposure of the ground.

```
FSL_TEMPSENSE_DRIVER_VERSION
```

Tempsense driver version 2.0.0.

```
typedef struct _tempsense_config tempsense_config_t
```

This structure is used to configure the tempsense.

```
struct _tempsense_config
```

```
#include <fsl_tempsense.h> This structure is used to configure the tempsense.
```

### Public Members

```
bool exposeGround
```

Decides whether to expose ground on the ADC output.

## 2.54 TRGMUX: Trigger Mux Driver

```
static inline void TRGMUX_LockRegister(TRGMUX_Type *base, uint32_t index)
```

Sets the flag of the register which is used to mark writeable.

The function sets the flag of the register which is used to mark writeable. Example:

```
TRGMUX_LockRegister(TRGMUX0, kTRGMUX_Trgmux0Dmamux0);
```

### Parameters

- base – TRGMUX peripheral base address.
- index – The index of the TRGMUX register, see the enum `trgmux_device_t` defined in `<SOC>.h`.

```
status_t TRGMUX_SetTriggerSource(TRGMUX_Type *base, uint32_t index,  
                                trgmux_trigger_input_t input, uint32_t trigger_src)
```

Configures the trigger source of the appointed peripheral.

The function configures the trigger source of the appointed peripheral. Example:

```
TRGMUX_SetTriggerSource(TRGMUX0, kTRGMUX_Trgmux0Dmamux0, kTRGMUX_TriggerInput0,  
↳ kTRGMUX_SourcePortPin);
```

### Parameters

- base – TRGMUX peripheral base address.
- index – The index of the TRGMUX register, see the enum `trgmux_device_t` defined in `<SOC>.h`.
- input – The MUX select for peripheral trigger input
- trigger\_src – The trigger inputs for various peripherals. See the enum `trgmux_source_t` defined in `<SOC>.h`.

### Return values

- `kStatus_Success` – Configured successfully.
- `kStatus_TRGMUX_Locked` – Configuration failed because the register is locked.

```
FSL_TRGMUX_DRIVER_VERSION
```

TRGMUX driver version.

TRGMUX configure status.

*Values:*

enumerator kStatus\_TRGMUX\_Locked  
Configure failed for register is locked

enum `_trgmux_trigger_input`

Defines the MUX select for peripheral trigger input.

*Values:*

enumerator kTRGMUX\_TriggerInput0  
The MUX select for peripheral trigger input 0

enumerator kTRGMUX\_TriggerInput1  
The MUX select for peripheral trigger input 1

enumerator kTRGMUX\_TriggerInput2  
The MUX select for peripheral trigger input 2

enumerator kTRGMUX\_TriggerInput3  
The MUX select for peripheral trigger input 3

typedef enum `_trgmux_trigger_input` `trgmux_trigger_input_t`

Defines the MUX select for peripheral trigger input.

## 2.55 TSPC: Touch Sensing Pin Coupling

void TSPC\_Init(TSPC\_Type \*base)

Initializes the TSPC peripheral.

This function ungates the TSPC clock.

### Parameters

- `base` – TSPC peripheral base address.

void TSPC\_Deinit(TSPC\_Type \*base)

Deinitializes the TSPC peripheral.

This function gates the TSPC clock.

### Parameters

- `base` – TSPC peripheral base address.

void TSPC\_InitGroup(TSPC\_Type \*base, `tspc_group_t` port, uint64\_t padsMask)

Initializes the TSPC group.

This function configures which pads will participate in the grouping and enables grouping.

### Parameters

- `base` – XBIC peripheral base address.
- `group` – number of TSPC group.
- `padsMask` – Mask value of TSPC pads, `tspc_group1_pads_t` or `tspc_group2_pads_t`.

```
static inline void TSPC_EnableGroup(TSPC_Type *base, tspc_group_t group)
```

Enable TSPC group.

#### Parameters

- *base* – TSPC peripheral base address.
- *group* – number of TSPC group.

```
static inline void TSPC_DisableGroup(TSPC_Type *base, tspc_group_t group)
```

Disable TSPC group.

#### Parameters

- *base* – TSPC peripheral base address.
- *group* – The group number of TSPC.

```
FSL_TSPC_DRIVER_VERSION
```

TSPC driver version 2.0.0.

```
enum _tspc_group
```

*\_tspc\_group* TSPC group.

*Values:*

```
enumerator kTSPC_Group1
```

TSPC group 0.

```
enumerator kTSPC_Group2
```

TSPC group 1.

```
typedef enum _tspc_group tspc_group_t
```

*\_tspc\_group* TSPC group.

## 2.56 WKPU: Wakeup Unit driver

```
void WKPU_GetDefaultExternalWakeUpSourceConfig(wkpu_external_wakeup_source_config_t *config)
```

Fills in the WKPU external wake up source config struct with the default settings.

The default values are as follows.

```
config->event      = kWKPU_WakeUp;  
config->edge       = kWKPU_PinRisingEdge;  
config->enableFilter = false;
```

#### Parameters

- *config* – Pointer to the user defined WKPU configuration structure.

```
void WKPU_SetExternalWakeUpSourceConfig(WKPU_Type *base, uint64_t mask, const  
wkpu_external_wakeup_source_config_t *config)
```

Enable and config the external wakeup source.

This function enables/disables the external wake up source as the wake up input. The wake up sources are mostly wake up pins with several internal wakeup modules.

#### Parameters

- *base* – WKPU peripheral base address.
- *mask* – The wake up source to used. This is a logical OR of members of the enumeration *wkpu\_source\_t*

- `config` – Pointer to `wkpu_external_wakeup_source_config_t` structure.

```
void WKPU_ClearExternalWakeupSourceConfig(WKPU_Type *base, uint64_t mask)
```

Disable and clear external wakeup source settings.

#### Parameters

- `base` – WKPU peripheral base address.
- `mask` – The wake up source to used. This is a logical OR of members of the enumeration `wkpu_source_t`

```
static inline uint64_t WKPU_GetExternalWakeUpSourceFlag(WKPU_Type *base)
```

Get the external wakeup source flag.

This function return the external wakeup source flag of the source index.

#### Parameters

- `base` – WKPU peripheral base address.

#### Returns

Wakeup flag of the source index.

```
static inline void WKPU_ClearExternalWakeUpSourceFlag(WKPU_Type *base, uint64_t mask)
```

Clear the external wake up source flag.

This function clears external wakeup source flag of the source index .

#### Parameters

- `base` – WKPU peripheral base address.
- `mask` – The wake up source to used. This is a logical OR of members of the enumeration `wkpu_source_t`

```
void WKPU_GetDefaultNMIWakeUpConfig(wkpu_nmi_wakeup_config_t *config)
```

Fills in the NMI wake up source config struct with the default settings.

The default values are as follows.

```
config->edge           = kWKPU_PinRisingEdge;
config->enableFilter   = true;
config->enableWakeup   = true;
config->lockRegister   = false;
```

#### Parameters

- `config` – Pointer to the user defined WKPU configuration structure.

```
void WKPU_SetNMIWakeupConfig(WKPU_Type *base, const wkpu_nmi_wakeup_config_t *config)
```

Config NMI event as the wake up sources.

This function config the NMI as wake up source.

#### Parameters

- `base` – WKPU peripheral base address.
- `config` – Pointer to `wkpu_external_wakeup_source_config_t` structure.

```
void WKPU_ClearNMIWakeupConfig(WKPU_Type *base)
```

Disable and clear NMI settings.

#### Parameters

- `base` – WKPU peripheral base address.

```
static inline uint32_t WKPU_GetNMIStatusFlag(WKPU_Type *base)
```

```
static inline void WKPU_ClearNMIStatusFlag(WKPU_Type *base, uint32_t mask)
```

Clear the NMI status flag.

#### Parameters

- `base` – WKPU peripheral base address.
- `mask` – The NMI status flag to be cleared. This is a logical OR of members of the enumeration `wkpu_nmi_status_flag_t`

```
FSL_WKPU_DRIVER_VERSION
```

Defines WKPU driver version 2.0.0.

```
enum _wkpu_source
```

The wakeup source enumeration.

*Values:*

```
enumerator kWKPU_SourceNone
```

No wakeup source

```
enumerator kWKPU_Source0
```

SWT\_0 timeout and RTC-API API wakeup source

```
enumerator kWKPU_Source1
```

RTC-API RTC timeout wakeup source

```
enumerator kWKPU_Source2
```

Round robin wakeup source from LPCMP\_0, LPCMP\_1, or LPCMP\_2

```
enumerator kWKPU_Source3
```

PIT0-RTI wakeup source

```
enumerator kWKPU_Source4
```

External pin wakeup source WKPU[0]

```
enumerator kWKPU_Source5
```

External pin wakeup source WKPU[1]

```
enumerator kWKPU_Source6
```

External pin wakeup source WKPU[2]

```
enumerator kWKPU_Source7
```

External pin wakeup source WKPU[3]

```
enumerator kWKPU_Source8
```

External pin wakeup source WKPU[4]

```
enumerator kWKPU_Source9
```

External pin wakeup source WKPU[5]

```
enumerator kWKPU_Source10
```

External pin wakeup source WKPU[6]

```
enumerator kWKPU_Source11
```

External pin wakeup source WKPU[7]

```
enumerator kWKPU_Source12
```

External pin wakeup source WKPU[8]

```
enumerator kWKPU_Source13
```

External pin wakeup source WKPU[9]

enumerator kWKPU\_Source14  
External pin wakeup source WKPU[10]

enumerator kWKPU\_Source15  
External pin wakeup source WKPU[11]

enumerator kWKPU\_Source16  
External pin wakeup source WKPU[12]

enumerator kWKPU\_Source17  
External pin wakeup source WKPU[13]

enumerator kWKPU\_Source18  
External pin wakeup source WKPU[14]

enumerator kWKPU\_Source19  
External pin wakeup source WKPU[15]

enumerator kWKPU\_Source20  
External pin wakeup source WKPU[16]

enumerator kWKPU\_Source21  
External pin wakeup source WKPU[17]

enumerator kWKPU\_Source22  
External pin wakeup source WKPU[18]

enumerator kWKPU\_Source23  
External pin wakeup source WKPU[19]

enumerator kWKPU\_Source24  
External pin wakeup source WKPU[20]

enumerator kWKPU\_Source25  
External pin wakeup source WKPU[21]

enumerator kWKPU\_Source26  
External pin wakeup source WKPU[22]

enumerator kWKPU\_Source27  
External pin wakeup source WKPU[23]

enumerator kWKPU\_Source28  
External pin wakeup source WKPU[24]

enumerator kWKPU\_Source29  
External pin wakeup source WKPU[25]

enumerator kWKPU\_Source30  
External pin wakeup source WKPU[26]

enumerator kWKPU\_Source31  
External pin wakeup source WKPU[27]

enumerator kWKPU\_Source32  
External pin wakeup source WKPU[28]

enumerator kWKPU\_Source33  
External pin wakeup source WKPU[29]

enumerator kWKPU\_Source34  
External pin wakeup source WKPU[30]

enumerator kWKPU\_Source35  
External pin wakeup source WKPU[31]

enumerator kWKPU\_Source36  
External pin wakeup source WKPU[32]

enumerator kWKPU\_Source37  
External pin wakeup source WKPU[33]

enumerator kWKPU\_Source38  
External pin wakeup source WKPU[34]

enumerator kWKPU\_Source39  
External pin wakeup source WKPU[35]

enumerator kWKPU\_Source40  
External pin wakeup source WKPU[36]

enumerator kWKPU\_Source41  
External pin wakeup source WKPU[37]

enumerator kWKPU\_Source42  
External pin wakeup source WKPU[38]

enumerator kWKPU\_Source43  
External pin wakeup source WKPU[39]

enumerator kWKPU\_Source44  
External pin wakeup source WKPU[40]

enumerator kWKPU\_Source45  
External pin wakeup source WKPU[41]

enumerator kWKPU\_Source46  
External pin wakeup source WKPU[42]

enumerator kWKPU\_Source47  
External pin wakeup source WKPU[43]

enumerator kWKPU\_Source48  
External pin wakeup source WKPU[44]

enumerator kWKPU\_Source49  
External pin wakeup source WKPU[45]

enumerator kWKPU\_Source50  
External pin wakeup source WKPU[46]

enumerator kWKPU\_Source51  
External pin wakeup source WKPU[47]

enumerator kWKPU\_Source52  
External pin wakeup source WKPU[48]

enumerator kWKPU\_Source53  
External pin wakeup source WKPU[49]

enumerator kWKPU\_Source54  
External pin wakeup source WKPU[50]

enumerator kWKPU\_Source55  
External pin wakeup source WKPU[51]

enumerator kWKPU\_Source56  
External pin wakeup source WKPU[52]

enumerator kWKPU\_Source57  
External pin wakeup source WKPU[53]

enumerator kWKPU\_Source58  
External pin wakeup source WKPU[54]

enumerator kWKPU\_Source59  
External pin wakeup source WKPU[55]

enumerator kWKPU\_Source60  
External pin wakeup source WKPU[56]

enumerator kWKPU\_Source61  
External pin wakeup source WKPU[57]

enumerator kWKPU\_Source62  
External pin wakeup source WKPU[58]

enumerator kWKPU\_Source63  
External pin wakeup source WKPU[59]

enumerator kWKPU\_SourceAll  
All wakeup sources

enum \_wkpu\_pin\_edge\_detection

Wake up pin edge detection enumeration, applied for both NMI and external wake up and interrupt pin.

*Values:*

enumerator kWKPU\_PinDisable  
Pin disabled.

enumerator kWKPU\_PinRisingEdge  
Pin enabled with the rising edge detection.

enumerator kWKPU\_PinFallingEdge  
Pin enabled with the falling edge detection.

enumerator kWKPU\_PinAnyEdge  
Pin enabled with any update detection.

enum \_wkpu\_event

wake up event enumeration.

*Values:*

enumerator kWKPU\_Interrupt  
Interrupt.

enumerator kWKPU\_WakeUp  
Wake up

enumerator kWKPU\_InterruptAndWakeUp  
Interrupt and wake up

enum \_wkpu\_nmi\_status\_flag

NMI status flag enumeration.

*Values:*

enumerator kWKPU\_NMIOverrunStatusFlag

NMI Overrun Status Flag.

enumerator kWKPU\_NMIStatusFlag

NMI status flag. Assert when NMI rising-edge or falling-edge event occurred.

enumerator kWKPU\_NMIAllStatusFlag

All NMI status flag.

typedef enum *\_wkpu\_source* wkpu\_source\_t

The wakeup source enumeration.

typedef enum *\_wkpu\_pin\_edge\_detection* wkpu\_pin\_edge\_detection\_t

Wake up pin edge detection enumeration, applied for both NMI and external wake up and interrupt pin.

typedef enum *\_wkpu\_event* wakeup\_event\_t

wake up event enumeration.

typedef enum *\_wkpu\_nmi\_status\_flag* wkpu\_nmi\_status\_flag\_t

NMI status flag enumeration.

typedef struct *\_wkpu\_external\_wakeup\_source\_config* wkpu\_external\_wakeup\_source\_config\_t

External WakeUp pin configuration.

typedef struct *\_wkpu\_nmi\_wakeup\_config* wkpu\_nmi\_wakeup\_config\_t

NMI wake up configuration.

typedef void (\*wkpu\_callback\_t)(uint64\_t mask)

WakeUp callback function.

void WKPU\_RegisterCallBack(*wkpu\_callback\_t* cb\_func)

Register callback.

#### Parameters

- *cb\_func* – callback function

struct *\_wkpu\_external\_wakeup\_source\_config*

*#include <fsl\_wkpu.h>* External WakeUp pin configuration.

#### Public Members

*wakeup\_event\_t* event

External Input wakeup Pin event

*wkpu\_pin\_edge\_detection\_t* edge

External Input pin edge detection.

bool enableFilter

Enable filter for the external input pin.

struct *\_wkpu\_nmi\_wakeup\_config*

*#include <fsl\_wkpu.h>* NMI wake up configuration.

#### Public Members

*wkpu\_pin\_edge\_detection\_t* edge

External Input pin edge detection.

- `bool enableFilter`  
Enable filter for the NMI input pin.
- `bool enableWakeup`  
Enable wakeup for the NMI input pin.
- `bool lockRegister`  
Enable NMI for the NMI input pin.

## 2.57 XBIC: Crossbar Integrity Checker

`void XBIC_EnableMasterPortEDC(XBIC_Type *base, xbic_master_port_t masterPort)`

Enables individual XBIC master port error detection.

This function enables individual XBIC master port error detection.

### Parameters

- `base` – XBIC peripheral base address.
- `masterPort` – ID of XBIC master port.

`void XBIC_EnableSlavePortEDC(XBIC_Type *base, xbic_slave_port_t slavePort)`

Enables individual XBIC slave port error detection.

This function enables individual XBIC slave port error detection.

### Parameters

- `base` – XBIC peripheral base address.
- `slavePort` – ID of XBIC slave port.

`void XBIC_DisableMasterPortEDC(XBIC_Type *base, xbic_master_port_t masterPort)`

Disables individual XBIC master port error detection.

This function disables individual XBIC master port error detection.

### Parameters

- `base` – XBIC peripheral base address.
- `masterPort` – ID of XBIC master port.

`void XBIC_DisableSlavePortEDC(XBIC_Type *base, xbic_slave_port_t slavePort)`

Disables individual XBIC slave port error detection.

This function disables individual XBIC slave port error detection.

### Parameters

- `base` – XBIC peripheral base address.
- `slavePort` – ID of XBIC slave port.

`void XBIC_ErrorInjectionConfig(XBIC_Type *base, xbic_master_port_t masterPort,  
xbic_slave_port_t slavePort, xbic_error_syndromes_t syndromes)`

Sets error injection parameters config for selected XBIC master and slave port.

This function sets error injection parameters for selected XBIC master and slave port.

### Parameters

- `base` – XBIC peripheral base address.
- `masterPort` – ID of XBIC master port.

- slavePort – ID of XBIC slave port.
- syndromes – value of XBIC error syndromes.

static inline void XBIC\_EnableErrorInjection(XBIC\_Type \*base, bool enable)

Enable XBIC error injection.

This function enables or disable XBIC error injection. This API should be called after calling XBIC\_ErrorInjectionConfig.

#### Parameters

- base – XBIC peripheral base address.
- enable – Switcher of XBIC error injection feature. “true” means to enable, “false” means not.

static inline uint32\_t XBIC\_GetErrorValidFlag(XBIC\_Type \*base)

Get XBIC error status valid flag. This function gets XBIC error status valid flag.

#### Parameters

- base – XBIC peripheral base address.

#### Returns

error valid status. (0-no error detected, 1-error detected)

static inline uint32\_t XBIC\_GetDpseFlag(XBIC\_Type \*base, xbic\_slave\_port\_t slavePort)

Get selected master port feedback integrity error status.

#### Parameters

- base – XBIC peripheral base address.
- slavePort – ID of XBIC slave port.

#### Returns

Slave port error status (0-no error detected, 1-error detected)

static inline uint32\_t XBIC\_GetDpmeFlag(XBIC\_Type \*base, xbic\_master\_port\_t masterPort)

Returns selected slave port feedback integrity error status.

#### Parameters

- base – XBIC peripheral base address.
- masterPort – ID of XBIC master port.

#### Returns

Master port error status (0-no error detected, 1-error detected)

static inline uint32\_t XBIC\_GetErrorSlavePorts(XBIC\_Type \*base)

Get ID of a slave port targeted by the most recent transfer.

#### Parameters

- base – XBIC peripheral base address.

#### Returns

Slave port error status mask xbic\_slave\_port\_t.

static inline uint32\_t XBIC\_GetErrorMasterPorts(XBIC\_Type \*base)

Get ID of a master port that requested the most recent transfer.

#### Parameters

- base – XBIC peripheral base address.

#### Returns

Master port error status mask xbic\_master\_port\_t.

```
static inline uint32_t XBIC_GetErrorSyndrome(XBIC_Type *base)
```

Get the syndrome calculated for the most recent transfer.

**Parameters**

- base – XBIC peripheral base address.

**Returns**

Syndrome value.

```
static inline uint32_t XBIC_GetErrorAddress(XBIC_Type *base)
```

Get the address of the most recent transfer with an attribute integrity check error detected.

**Parameters**

- base – XBIC peripheral base address.

**Returns**

Error address value.

```
FSL_XBIC_DRIVER_VERSION
```

XBIC driver version 2.0.1.

```
enum _xbic_error_syndromes
```

\_xbic\_error\_syndromes XBIC error syndromes.

*Values:*

```
enumerator kXBIC_SynHwrite
```

hwrite signal.

```
enumerator kXBIC_SynHtrans0
```

htrans[0] signal

```
enumerator kXBIC_SynHsize2
```

hsize[2] signal

```
enumerator kXBIC_SynHsize1
```

hsize[1] signal

```
enumerator kXBIC_SynHsize0
```

hsize[0] signal

```
enumerator kXBIC_SynHprot5
```

hprot[5] signal

```
enumerator kXBIC_SynHprot4
```

hprot[4] signal

```
enumerator kXBIC_SynHprot3
```

hprot[3] signal

```
enumerator kXBIC_SynHprot2
```

hprot[2] signal

```
enumerator kXBIC_SynHprot1
```

hprot[1] signal

```
enumerator kXBIC_SynHprot0
```

hprot[0] signal

```
enumerator kXBIC_SynHburst2
```

hburst[2] signal

enumerator kXBIC\_SynHburst1  
hburst[1] signal

enumerator kXBIC\_SynHburst0  
hburst[0] signal

enumerator kXBIC\_SynHmastlock  
hmastlock signal

enumerator kXBIC\_SynHunalign  
hunalign signal

enumerator kXBIC\_SynEdc7  
edc[7] signal

enumerator kXBIC\_SynEdc6  
edc[6] signal

enumerator kXBIC\_SynEdc5  
edc[5] signal

enumerator kXBIC\_SynEdc4  
edc[4] signal

enumerator kXBIC\_SynEdc3  
edc[3] signal

enumerator kXBIC\_SynEdc2  
edc[2] signal

enumerator kXBIC\_SynEdc1  
edc[1] signal

enumerator kXBIC\_SynEdc0  
edc[0] signal

enumerator kXBIC\_SynHbstrb7  
hbstrb[7] signal

enumerator kXBIC\_SynHbstrb6  
hbstrb[6] signal

enumerator kXBIC\_SynHbstrb5  
hbstrb[5] signal

enumerator kXBIC\_SynHbstrb4  
hbstrb[4] signal

enumerator kXBIC\_SynHbstrb3  
hbstrb[3] signal

enumerator kXBIC\_SynHbstrb2  
hbstrb[2] signal

enumerator kXBIC\_SynHbstrb1  
hbstrb[1] signal

enumerator kXBIC\_SynHbstrb0  
hbstrb[0] signal

enumerator kXBIC\_SynHmaster3  
hmaster[3] signal

enumerator kXBIC\_SynHmaster2  
hmaster[2] signal

enumerator kXBIC\_SynHmaster1  
hmaster[1] signal

enumerator kXBIC\_SynHmaster0  
hmaster[0] signal

enumerator kXBIC\_SynHslave2  
hslave[2] signal

enumerator kXBIC\_SynHslave1  
hslave[1] signal

enumerator kXBIC\_SynHslave0  
hslave[0] signal

enumerator kXBIC\_SynHdecorated  
hdecorated signal

enumerator kXBIC\_SynHdecor31  
hdecor[31] signal

enumerator kXBIC\_SynHdecor30  
hdecor[30] signal

enumerator kXBIC\_SynHdecor29  
hdecor[29] signal

enumerator kXBIC\_SynHdecor28  
hdecor[28] signal

enumerator kXBIC\_SynHdecor27  
hdecor[27] signal

enumerator kXBIC\_SynHdecor26  
hdecor[26] signal

enumerator kXBIC\_SynHdecor25  
hdecor[25] signal

enumerator kXBIC\_SynHdecor24  
hdecor[24] signal

enumerator kXBIC\_SynHdecor23  
hdecor[23] signal

enumerator kXBIC\_SynHdecor22  
hdecor[22] signal

enumerator kXBIC\_SynHdecor21  
hdecor[21] signal

enumerator kXBIC\_SynHdecor20  
hdecor[20] signal

enumerator kXBIC\_SynHdecor19  
hdecor[19] signal

enumerator kXBIC\_SynHdecor18  
hdecor[18] signal

```
enumerator kXBIC_SynHdecor17
    hdecor[17] signal
enumerator kXBIC_SynHdecor16
    hdecor[16] signal
enumerator kXBIC_SynHdecor15
    hdecor[15] signal
enumerator kXBIC_SynHdecor14
    hdecor[14] signal
enumerator kXBIC_SynHdecor13
    hdecor[13] signal
enumerator kXBIC_SynHdecor12
    hdecor[12] signal
enumerator kXBIC_SynHdecor11
    hdecor[11] signal
enumerator kXBIC_SynHdecor10
    hdecor[10] signal
enumerator kXBIC_SynHdecor9
    hdecor[9] signal
enumerator kXBIC_SynHdecor8
    hdecor[8] signal
enumerator kXBIC_SynHdecor7
    hdecor[7] signal
enumerator kXBIC_SynHdecor6
    hdecor[6] signal
enumerator kXBIC_SynHdecor5
    hdecor[5] signal
enumerator kXBIC_SynHdecor4
    hdecor[4] signal
enumerator kXBIC_SynHdecor3
    hdecor[3] signal
enumerator kXBIC_SynHdecor2
    hdecor[2] signal
enumerator kXBIC_SynHdecor1
    hdecor[1] signal
enumerator kXBIC_SynHdecor0
    hdecor[0] signal
typedef enum _xbic_error_syndromes xbic_error_syndromes_t
    _xbic_error_syndromes XBIC error syndromes.
```

## 2.58 XRDC: Extended Resource Domain Controller

```
void XRDC_GetHardwareConfig(XRDC_Type *base, xrdc_hardware_config_t *config)
```

Gets the XRDC hardware configuration.

This function gets the XRDC hardware configurations, including number of bus masters, number of domains, number of MRCs and number of PACs.

#### Parameters

- *base* – XRDC peripheral base address.
- *config* – Pointer to the structure to get the configuration.

```
static inline void XRDC_LockGlobalControl(XRDC_Type *base)
```

Locks the XRDC global control register XRDC\_CR.

This function locks the XRDC\_CR register. After it is locked, the register is read-only until the next reset.

#### Parameters

- *base* – XRDC peripheral base address.

```
static inline void XRDC_SetGlobalValid(XRDC_Type *base, bool valid)
```

Sets the XRDC global valid.

This function sets the XRDC global valid or invalid. When the XRDC is global invalid, all accesses from all bus masters to all slaves are allowed.

#### Parameters

- *base* – XRDC peripheral base address.
- *valid* – True to valid XRDC.

```
static inline uint8_t XRDC_GetCurrentMasterDomainId(XRDC_Type *base)
```

Gets the domain ID of the current bus master.

This function returns the domain ID of the current bus master.

#### Parameters

- *base* – XRDC peripheral base address.

#### Returns

Domain ID of current bus master.

```
status_t XRDC_GetAndClearFirstDomainError(XRDC_Type *base, xrdc_error_t *error)
```

Gets and clears the first domain error of the current domain.

This function gets the first access violation information for the current domain and clears the pending flag. There might be multiple access violations pending for the current domain. This function only processes the first error.

#### Parameters

- *base* – XRDC peripheral base address.
- *error* – Pointer to the error information.

#### Returns

If the access violation is captured, this function returns the `kStatus_Success`. The error information can be obtained from the parameter *error*. If no access violation is captured, this function returns the `kStatus_XRDC_NoError`.

```
status_t XRDC_GetAndClearFirstSpecificDomainError(XRDC_Type *base, xrdc_error_t *error,  
uint8_t domainId)
```

Gets and clears the first domain error of the specific domain.

This function gets the first access violation information for the specific domain and clears the pending flag. There might be multiple access violations pending for the current domain. This function only processes the first error.

#### Parameters

- base – XRDC peripheral base address.
- error – Pointer to the error information.
- domainId – The error of which domain to get and clear.

#### Returns

If the access violation is captured, this function returns the `kStatus_Success`. The error information can be obtained from the parameter `error`. If no access violation is captured, this function returns the `kStatus_XRDC_NoError`.

```
void XRDC_GetPidDefaultConfig(xrdc_pid_config_t *config)
```

Gets the default PID configuration structure.

This function initializes the configuration structure to default values. The default values are:

```
config->pid      = 0U;  
config->tsmEnable = 0U;  
config->sp4smEnable = 0U;  
config->lockMode  = kXRDC_PidLockSecurePrivilegeWritable;
```

#### Parameters

- config – Pointer to the configuration structure.

```
void XRDC_SetPidConfig(XRDC_Type *base, xrdc_master_t master, const xrdc_pid_config_t *config)
```

Configures the PID for a specific bus master.

This function configures the PID for a specific bus master. Do not use this function for non-processor bus masters.

#### Parameters

- base – XRDC peripheral base address.
- master – Which bus master to configure.
- config – Pointer to the configuration structure.

```
static inline void XRDC_SetPidLockMode(XRDC_Type *base, xrdc_master_t master, xrdc_pid_lock_t lockMode)
```

Sets the PID configuration register lock mode.

This function sets the PID configuration register lock `XRDC_PIDn[LK2]`.

#### Parameters

- base – XRDC peripheral base address.
- master – Which master's PID to lock.
- lockMode – Lock mode to set.

```
void XRDC_GetDefaultNonProcessorDomainAssignment(xrdc_non_processor_domain_assignment_t *domainAssignment)
```

Gets the default master domain assignment for non-processor bus master.

This function gets the default master domain assignment for non-processor bus master. It should only be used for the non-processor bus masters, such as DMA. This function sets the assignment as follows:

```

assignment->domainId      = 0U;
assignment->privilegeAttr  = kXRDC_ForceUser;
assignment->privilegeAttr  = kXRDC_ForceSecure;
assignment->bypassDomainId = 0U;
assignment->bllogicPartId  = 0U;
assignment->benableLogicPartId = 0U;
assignment->lock           = 0U;

```

### Parameters

- domainAssignment – Pointer to the assignment structure.

```

void XRDC_GetDefaultProcessorDomainAssignment(xrdc_processor_domain_assignment_t
                                             *domainAssignment)

```

Gets the default master domain assignment for the processor bus master.

This function gets the default master domain assignment for the processor bus master. It should only be used for the processor bus masters, such as CORE0. This function sets the assignment as follows:

```

assignment->domainId      = 0U;
assignment->domainIdSelect = kXRDC_DidMda;
assignment->dpidEnable    = kXRDC_PidDisable;
assignment->pidMask       = 0U;
assignment->pid            = 0U;
assignment->logicPartId   = 0U;
assignment->enableLogicPartId = 0U;
assignment->lock          = 0U;

```

### Parameters

- domainAssignment – Pointer to the assignment structure.

```

void XRDC_SetNonProcessorDomainAssignment(XRDC_Type *base, xrdc_master_t master, uint8_t
                                         assignIndex, const
                                         xrdc_non_processor_domain_assignment_t
                                         *domainAssignment)

```

Sets the non-processor bus master domain assignment.

This function sets the non-processor master domain assignment as valid. One bus master might have multiple domain assignment registers. The parameter assignIndex specifies which assignment register to set.

Example: Set domain assignment for DMA0.

```

xrdc_non_processor_domain_assignment_t nonProcessorAssignment;

XRDC_GetDefaultNonProcessorDomainAssignment(&nonProcessorAssignment);
nonProcessorAssignment.domainId = 1;
nonProcessorAssignment.xxx     = xxx;

XRDC_SetMasterDomainAssignment(XRDC, kXrdcMasterDma0, 0U, &nonProcessorAssignment);

```

### Parameters

- base – XRDC peripheral base address.
- master – Which master to configure.
- assignIndex – Which assignment register to set.
- domainAssignment – Pointer to the assignment structure.

```
void XRDC_SetProcessorDomainAssignment(XRDC_Type *base, xrdc_master_t master, uint8_t
                                     assignIndex, const
                                     xrdc_processor_domain_assignment_t
                                     *domainAssignment)
```

Sets the processor bus master domain assignment.

This function sets the processor master domain assignment as valid. One bus master might have multiple domain assignment registers. The parameter `assignIndex` specifies which assignment register to set.

Example: Set domain assignment for core 0. In this example, there are 3 assignment registers for core 0.

```
xrdc_processor_domain_assignment_t processorAssignment;

XRDC_GetDefaultProcessorDomainAssignment(&processorAssignment);

processorAssignment.domainId = 1;
processorAssignment.xxx      = xxx;
XRDC_SetMasterDomainAssignment(XRDC, kXrdcMasterCpu0, 0U, &processorAssignment);

processorAssignment.domainId = 2;
processorAssignment.xxx      = xxx;
XRDC_SetMasterDomainAssignment(XRDC, kXrdcMasterCpu0, 1U, &processorAssignment);

processorAssignment.domainId = 0;
processorAssignment.xxx      = xxx;
XRDC_SetMasterDomainAssignment(XRDC, kXrdcMasterCpu0, 2U, &processorAssignment);
```

### Parameters

- `base` – XRDC peripheral base address.
- `master` – Which master to configure.
- `assignIndex` – Which assignment register to set.
- `domainAssignment` – Pointer to the assignment structure.

```
static inline void XRDC_LockMasterDomainAssignment(XRDC_Type *base, xrdc_master_t master,
                                                  uint8_t assignIndex)
```

Locks the bus master domain assignment register.

This function locks the master domain assignment. One bus master might have multiple domain assignment registers. The parameter `assignIndex` specifies which assignment register to lock. After it is locked, the register can't be changed until next reset.

### Parameters

- `base` – XRDC peripheral base address.
- `master` – Which master to configure.
- `assignIndex` – Which assignment register to lock.

```
static inline void XRDC_SetMasterDomainAssignmentValid(XRDC_Type *base, xrdc_master_t
                                                       master, uint8_t assignIndex, bool
                                                       valid)
```

Sets the master domain assignment as valid or invalid.

This function sets the master domain assignment as valid or invalid. One bus master might have multiple domain assignment registers. The parameter `assignIndex` specifies which assignment register to configure.

### Parameters

- base – XRDC peripheral base address.
- master – Which master to configure.
- assignIndex – Index for the domain assignment register.
- valid – True to set valid, false to set invalid.

void XRDC\_GetMemAccessDefaultConfig(*xrdc\_mem\_access\_config\_t* \*config)

Gets the default memory region access policy.

This function gets the default memory region access policy. It sets the policy as follows:

```
config->enableSema      = false;
config->semaNum         = 0U;
config->subRegionDisableMask = 0U;
config->size            = kXrdcMemSizeNone;
config->lockMode        = kXRDC_AccessConfigLockWritable;
config->baseAddress     = 0U;
config->policy[0]       = kXRDC_AccessPolicyNone;
config->policy[1]       = kXRDC_AccessPolicyNone;
...
config->policy[15]      = kXRDC_AccessPolicyNone;
```

### Parameters

- config – Pointer to the configuration structure.

void XRDC\_SetMemAccessConfig(XRDC\_Type \*base, const *xrdc\_mem\_access\_config\_t* \*config)

Sets the memory region access policy.

This function sets the memory region access configuration as valid. There are two methods to use it:

**Example 1:** Set one configuration run time. Set memory region 0x20000000 ~ 0x20000400 accessible by domain 0, use MRC0\_1.

```
xrdc_mem_access_config_t config =
{
    .mem      = kXRDC_MemMrc0_1,
    .baseAddress = 0x20000000U,
    .size     = kXRDC_MemSize1K,
    .policy[0] = kXRDC_AccessPolicyAll
};
XRDC_SetMemAccessConfig(XRDC, &config);
```

**Example 2:** Set multiple configurations during startup. Set memory region 0x20000000 ~ 0x20000400 accessible by domain 0, use MRC0\_1. Set memory region 0x1FFF0000 ~ 0x1FFF0800 accessible by domain 0, use MRC0\_2.

```
xrdc_mem_access_config_t configs[] =
{
    {
        .mem      = kXRDC_MemMrc0_1,
        .baseAddress = 0x20000000U,
        .size     = kXRDC_MemSize1K,
        .policy[0] = kXRDC_AccessPolicyAll
    },
    {
        .mem      = kXRDC_MemMrc0_2,
        .baseAddress = 0x1FFF0000U,
        .size     = kXRDC_MemSize2K,
        .policy[0] = kXRDC_AccessPolicyAll
    }
}
```

(continues on next page)

(continued from previous page)

```
};
for (i=0U; i<((sizeof(configs)/sizeof(configs[0]))); i++)
{
    XRDC_SetMemAccessConfig(XRDC, &configs[i]);
}
```

**Parameters**

- base – XRDC peripheral base address.
- config – Pointer to the access policy configuration structure.

```
static inline void XRDC_SetMemAccessLockMode(XRDC_Type *base, xrdc_mem_t mem,
                                             xrdc_access_config_lock_t lockMode)
```

Sets the memory region descriptor register lock mode.

**Parameters**

- base – XRDC peripheral base address.
- mem – Which memory region descriptor to lock.
- lockMode – The lock mode to set.

```
static inline void XRDC_SetMemAccessValid(XRDC_Type *base, xrdc_mem_t mem, bool valid)
```

Sets the memory region descriptor as valid or invalid.

This function sets the memory region access configuration dynamically. For example:

```
xrdc_mem_access_config_t config =
{
    .mem      = kXRDC_MemMrc0_1,
    .baseAddress = 0x20000000U,
    .size     = kXRDC_MemSize1K,
    .policy[0] = kXRDC_AccessPolicyAll
};
XRDC_SetMemAccessConfig(XRDC, &config);

XRDC_SetMemAccessValid(kXRDC_MemMrc0_1, false);

XRDC_SetMemAccessValid(kXRDC_MemMrc0_1, true);
```

**Parameters**

- base – XRDC peripheral base address.
- mem – Which memory region descriptor to set.
- valid – True to set valid, false to set invalid.

```
void XRDC_SetMemExclAccessLockMode(XRDC_Type *base, xrdc_mem_t mem,
                                    xrdc_excl_access_lock_config_t lockMode)
```

Sets the memory region exclusive access lock mode configuration.

Note: Any write to MRGD\_W[0-3]\_n clears the MRGD\_W4\_n[VLD] indicator so a coherent register state can be supported. It is indispensable to re-assert the valid bit when dynamically changing the EAL in the MRGD, which is done in this API.

**Parameters**

- base – XRDC peripheral base address.
- mem – Which memory region's exclusive access lock mode to configure.
- lockMode – The exclusive access lock mode to set.

```
void XRDC_ForceMemExclAccessLockRelease(XRDC_Type *base, xrdc_mem_t mem)
```

Forces the release of the memory region exclusive access lock.

A lock can be forced to the available state (EAL=10) by a domain that does not own the lock through the forced lock release procedure: The procedure to force a exclusive access lock release is as follows:

- a. Write 0x02000046 to W1 register (PAC/MSC) or W3 register (MRC)
- b. Write 0x02000052 to W1 register (PAC/MSC) or W3 register (MRC)

Note: The two writes must be consecutive, any intervening write to the register resets the sequence.

#### Parameters

- base – XRDC peripheral base address.
- mem – Which memory region's exclusive access lock to force release.

```
static inline uint8_t XRDC_GetMemExclAccessLockDomainOwner(XRDC_Type *base, xrdc_mem_t mem)
```

Gets the exclusive access lock domain owner of the memory region.

This function returns the domain ID of the exclusive access lock owner of the memory region.

#### Parameters

- base – XRDC peripheral base address.
- mem – Which memory region's exclusive access lock domain owner to get.

#### Returns

Domain ID of the memory region exclusive access lock owner.

```
void XRDC_GetPeriphAccessDefaultConfig(xrdc_periph_access_config_t *config)
```

Gets the default peripheral access configuration.

The default configuration is set as follows:

```
config->enableSema    = false;
config->semaNum       = 0U;
config->lockMode      = kXRDC_AccessConfigLockWritable;
config->policy[0]     = kXRDC_AccessPolicyNone;
config->policy[1]     = kXRDC_AccessPolicyNone;
...
config->policy[15]   = kXRDC_AccessPolicyNone;
```

#### Parameters

- config – Pointer to the configuration structure.

```
void XRDC_SetPeriphAccessConfig(XRDC_Type *base, const xrdc_periph_access_config_t *config)
```

Sets the peripheral access configuration.

This function sets the peripheral access configuration as valid. Two methods to use it: Method 1: Set for one peripheral, which is used for runtime settings. Example: set LPTMR0 accessible by domain 0

```
xrdc_periph_access_config_t config;

config.periph = kXRDC_PeriphLptmr0;
config.policy[0] = kXRDC_AccessPolicyAll;
XRDC_SetPeriphAccessConfig(XRDC, &config);
```

Method 2: Set for multiple peripherals, which is used for initialization settings.

```

xrdc_periph_access_config_t configs[] =
{
    {
        .periph    = kXRDC_PeriphLptmr0,
        .policy[0] = kXRDC_AccessPolicyAll,
        .policy[1] = kXRDC_AccessPolicyAll
    },
    {
        .periph    = kXRDC_PeriphLpuart0,
        .policy[0] = kXRDC_AccessPolicyAll,
        .policy[1] = kXRDC_AccessPolicyAll
    }
};

for (i=0U; i<(sizeof(configs)/sizeof(configs[0])), i++)
{
    XRDC_SetPeriphAccessConfig(XRDC, &config[i]);
}

```

### Parameters

- base – XRDC peripheral base address.
- config – Pointer to the configuration structure.

```
static inline void XRDC_SetPeriphAccessLockMode(XRDC_Type *base, xrdc_periph_t periph,
                                               xrdc_access_config_lock_t lockMode)
```

Sets the peripheral access configuration register lock mode.

### Parameters

- base – XRDC peripheral base address.
- periph – Which peripheral access configuration register to lock.
- lockMode – The lock mode to set.

```
static inline void XRDC_SetPeriphAccessValid(XRDC_Type *base, xrdc_periph_t periph, bool
                                             valid)
```

Sets the peripheral access as valid or invalid.

This function sets the peripheral access configuration dynamically. For example:

```

xrdc_periph_access_config_t config =
{
    .periph    = kXRDC_PeriphLptmr0;
    .policy[0] = kXRDC_AccessPolicyAll;
};
XRDC_SetPeriphAccessConfig(XRDC, &config);

XRDC_SetPeriphAccessValid(kXrdcPeriLptmr0, false);

XRDC_SetPeriphAccessValid(kXrdcPeriLptmr0, true);

```

### Parameters

- base – XRDC peripheral base address.
- periph – Which peripheral access configuration to set.
- valid – True to set valid, false to set invalid.

```
static inline void XRDC_SetPeriphExclAccessLockMode(XRDC_Type *base, xrdc_periph_t periph,
                                                    xrdc_excl_access_lock_config_t
                                                    lockMode)
```

Sets the peripheral exclusive access lock mode configuration.

#### Parameters

- base – XRDC peripheral base address.
- periph – Which peripheral's exclusive access lock mode to configure.
- lockMode – The exclusive access lock mode to set.

```
void XRDC_ForcePeriphExclAccessLockRelease(XRDC_Type *base, xrdc_periph_t periph)
```

Forces the release of the peripheral exclusive access lock.

A lock can be forced to the available state (EAL=10) by a domain that does not own the lock through the forced lock release procedure: The procedure to force a exclusive access lock release is as follows:

- Write 0x02000046 to W1 register (PAC/MSC) or W3 register (MRC)
- Write 0x02000052 to W1 register (PAC/MSC) or W3 register (MRC)

Note: The two writes must be consecutive, any intervening write to the register resets the sequence.

#### Parameters

- base – XRDC peripheral base address.
- periph – Which peripheral's exclusive access lock to force release.

```
static inline uint8_t XRDC_GetPeriphExclAccessLockDomainOwner(XRDC_Type *base,
                                                             xrdc_periph_t periph)
```

Gets the exclusive access lock domain owner of the peripheral.

This function returns the domain ID of the exclusive access lock owner of the peripheral.

#### Parameters

- base – XRDC peripheral base address.
- periph – Which peripheral's exclusive access lock domain owner to get.

#### Returns

Domain ID of the peripheral exclusive access lock owner.

XRDC status `_xrdc_status`.

*Values:*

enumerator `kStatus_XRDC_NoError`

No error captured.

enum `_xrdc_pid_enable`

XRDC PID enable mode, the register bit `XRDC_MDA_Wx[PE]`, used for domain hit evaluation.

*Values:*

enumerator `kXRDC_PidDisable`

PID is not used in domain hit evaluation.

enumerator `kXRDC_PidDisable1`

PID is not used in domain hit evaluation.

enumerator `kXRDC_PidExp0`

$((XRDC\_MDA\_W[PID] \ \& \ \sim XRDC\_MDA\_W[PIDM]) \ == \ (XRDC\_PID[PID] \ \& \ \sim XRDC\_MDA\_W[PIDM]))$ .

enumerator kXRDC\_PidExp1  
~((XRDC\_MDA\_W[PID] & ~XRDC\_MDA\_W[PIDM]) == (XRDC\_PID[PID] & ~XRDC\_MDA\_W[PIDM])).

enum \_xrdc\_did\_sel

XRDC domain ID select method, the register bit XRDC\_MDA\_Wx[DIDS], used for domain hit evaluation.

*Values:*

enumerator kXRDC\_DidMda

Use MDAn[3:0] as DID.

enumerator kXRDC\_DidInput

Use the input DID (DID\_in) as DID.

enumerator kXRDC\_DidMdaAndInput

Use MDAn[3:2] concatenated with DID\_in[1:0] as DID.

enumerator kXRDC\_DidReserved

Reserved.

enum \_xrdc\_secure\_attr

XRDC secure attribute, the register bit XRDC\_MDA\_Wx[SA], used for non-processor bus master domain assignment.

*Values:*

enumerator kXRDC\_ForceSecure

Force the bus attribute for this master to secure.

enumerator kXRDC\_ForceNonSecure

Force the bus attribute for this master to non-secure.

enumerator kXRDC\_MasterSecure

Use the bus master's secure/nonsecure attribute directly.

enumerator kXRDC\_MasterSecure1

Use the bus master's secure/nonsecure attribute directly.

enum \_xrdc\_privilege\_attr

XRDC privileged attribute, the register bit XRDC\_MDA\_Wx[PA], used for non-processor bus master domain assignment.

*Values:*

enumerator kXRDC\_ForceUser

Force the bus attribute for this master to user.

enumerator kXRDC\_ForcePrivilege

Force the bus attribute for this master to privileged.

enumerator kXRDC\_MasterPrivilege

Use the bus master's attribute directly.

enumerator kXRDC\_MasterPrivilege1

Use the bus master's attribute directly.

enum \_xrdc\_pid\_lock

XRDC PID LK2 definition XRDC\_PIDn[LK2].

*Values:*

enumerator kXRDC\_PidLockSecurePrivilegeWritable  
 Writable by any secure privileged write.

enumerator kXRDC\_PidLockSecurePrivilegeWritable1  
 Writable by any secure privileged write.

enumerator kXRDC\_PidLockMasterXOnly  
 PIDx is only writable by master x.

enumerator kXRDC\_PidLockLocked  
 Read-only until the next reset.

enum \_xrdc\_access\_policy  
 XRDC domain access control policy.

*Values:*

enumerator kXRDC\_AccessPolicyNone

enumerator kXRDC\_AccessPolicySpuR

enumerator kXRDC\_AccessPolicySpRw

enumerator kXRDC\_AccessPolicySpuRw

enumerator kXRDC\_AccessPolicySpuRwNpR

enumerator kXRDC\_AccessPolicySpuRwNpuR

enumerator kXRDC\_AccessPolicySpuRwNpRw

enumerator kXRDC\_AccessPolicyAll

enum \_xrdc\_access\_config\_lock  
 Access configuration lock mode, the register field PDAC and MRGD LK2.

*Values:*

enumerator kXRDC\_AccessConfigLockWritable  
 Entire PDACn/MRGDn can be written.

enumerator kXRDC\_AccessConfigLockWritable1  
 Entire PDACn/MRGDn can be written.

enumerator kXRDC\_AccessConfigLockDomainXOnly  
 Domain x only write the DxACP field.

enumerator kXRDC\_AccessConfigLockLocked  
 PDACn is read-only until the next reset.

enum \_xrdc\_excl\_access\_lock\_config  
 Exclusive access lock mode configuration, the register field PDAC and MRGD EAL.

*Values:*

enumerator kXRDC\_ExclAccessLockDisabled  
 Lock disabled.

enumerator kXRDC\_ExclAccessLockDisabledUntilNextRst  
 Lock disabled until next reset.

enumerator kXRDC\_ExclAccessLockEnabledStateAvail  
 Lock enabled, lock state = available.

enumerator kXRDC\_ExclAccessLockEnabledStateNotAvail  
Lock enabled, lock state = not available.

enum \_xrdc\_mem\_code\_region  
XRDC memory code region indicator.

*Values:*

enumerator kXRDC\_MemCodeRegion0  
Code region indicator 0=data.

enumerator kXRDC\_MemCodeRegion1  
Code region indicator 1=code.

enum \_xrdc\_access\_flags\_select  
XRDC domain access flags/policy select.

Policy: {R,W,X} Read, write, execute flags. flag = 0 : inhibits access, flag = 1 : allows access. policy => SecurePriv\_NonSecurePriv\_SecureUser\_NonSecureUsr xxx\_xxx\_xxx\_xxx => PS{R,W,X}\_PN{R,W,X}\_US{R,W,X}\_UN{R,W,X}

PS > PN > US > UN      PS > PN > US > UN

DxSEL CodeRegion = 0 CodeRegion = 1 000 000\_000\_000\_000 = 0x000 000\_000\_000\_000 = 0x000 001 ACCSET1 010 ACCSET2 011 110\_000\_000\_000 = 0xC00 001\_001\_001\_001 = 0x249 100 110\_110\_000\_000 = 0xD80 111\_000\_000\_000 = 0xE00 101 110\_110\_100\_100 = 0xDA4 110\_111\_000\_000 = 0xDC0 110 110\_110\_110\_000 = 0xDB0 110\_110\_111\_000 = 0xDB8 111 110\_110\_110\_110 = 0xDB6 110\_110\_111\_111 = 0xDBF

*Values:*

enumerator kXRDC\_AccessFlagsNone

enumerator kXRDC\_AccessFlagsAlt1

enumerator kXRDC\_AccessFlagsAlt2

enumerator kXRDC\_AccessFlagsAlt3

enumerator kXRDC\_AccessFlagsAlt4

enumerator kXRDC\_AccessFlagsAlt5

enumerator kXRDC\_AccessFlagsAlt6

enumerator kXRDC\_AccessFlagsAlt7

enum \_xrdc\_controller  
XRDC controller definition for domain error check.

*Values:*

enumerator kXRDC\_MemController0  
Memory region controller 0.

enumerator kXRDC\_MemController1  
Memory region controller 1.

enumerator kXRDC\_MemController2  
Memory region controller 2.

enumerator kXRDC\_MemController3  
Memory region controller 3.

enumerator kXRDC\_MemController4  
Memory region controller 4.

enumerator kXRDC\_MemController5  
Memory region controller 5.

enumerator kXRDC\_MemController6  
Memory region controller 6.

enumerator kXRDC\_MemController7  
Memory region controller 7.

enumerator kXRDC\_MemController8  
Memory region controller 8.

enumerator kXRDC\_MemController9  
Memory region controller 9.

enumerator kXRDC\_MemController10  
Memory region controller 10.

enumerator kXRDC\_MemController11  
Memory region controller 11.

enumerator kXRDC\_MemController12  
Memory region controller 12.

enumerator kXRDC\_MemController13  
Memory region controller 13.

enumerator kXRDC\_MemController14  
Memory region controller 14.

enumerator kXRDC\_MemController15  
Memory region controller 15.

enumerator kXRDC\_PeriphController0  
Peripheral access controller 0.

enumerator kXRDC\_PeriphController1  
Peripheral access controller 1.

enumerator kXRDC\_PeriphController2  
Peripheral access controller 2.

enumerator kXRDC\_PeriphController3  
Peripheral access controller 3.

enum \_xrdc\_error\_state

XRDC domain error state definition XRDC\_DERR\_W1\_n[EST].

*Values:*

enumerator kXRDC\_ErrorStateNone  
No access violation detected.

enumerator kXRDC\_ErrorStateNone1  
No access violation detected.

enumerator kXRDC\_ErrorStateSingle  
Single access violation detected.

enumerator kXRDC\_ErrorStateMulti  
Multiple access violation detected.

enum \_xrdc\_error\_attr  
XRDC domain error attribute definition XRDC\_DERR\_W1\_n[EATR].

*Values:*

enumerator kXRDC\_ErrorSecureUserInst  
Secure user mode, instruction fetch access.

enumerator kXRDC\_ErrorSecureUserData  
Secure user mode, data access.

enumerator kXRDC\_ErrorSecurePrivilegeInst  
Secure privileged mode, instruction fetch access.

enumerator kXRDC\_ErrorSecurePrivilegeData  
Secure privileged mode, data access.

enumerator kXRDC\_ErrorNonSecureUserInst  
NonSecure user mode, instruction fetch access.

enumerator kXRDC\_ErrorNonSecureUserData  
NonSecure user mode, data access.

enumerator kXRDC\_ErrorNonSecurePrivilegeInst  
NonSecure privileged mode, instruction fetch access.

enumerator kXRDC\_ErrorNonSecurePrivilegeData  
NonSecure privileged mode, data access.

enum \_xrdc\_error\_type  
XRDC domain error access type definition XRDC\_DERR\_W1\_n[ERW].

*Values:*

enumerator kXRDC\_ErrorTypeRead  
Error occurs on read reference.

enumerator kXRDC\_ErrorTypeWrite  
Error occurs on write reference.

typedef struct *\_xrdc\_hardware\_config* xrdc\_hardware\_config\_t  
XRDC hardware configuration.

typedef enum *\_xrdc\_pid\_enable* xrdc\_pid\_enable\_t  
XRDC PID enable mode, the register bit XRDC\_MDA\_Wx[PE], used for domain hit evaluation.

typedef enum *\_xrdc\_did\_sel* xrdc\_did\_sel\_t  
XRDC domain ID select method, the register bit XRDC\_MDA\_Wx[DIDS], used for domain hit evaluation.

typedef enum *\_xrdc\_secure\_attr* xrdc\_secure\_attr\_t  
XRDC secure attribute, the register bit XRDC\_MDA\_Wx[SA], used for non-processor bus master domain assignment.

typedef enum *\_xrdc\_privilege\_attr* xrdc\_privilege\_attr\_t  
XRDC privileged attribute, the register bit XRDC\_MDA\_Wx[PA], used for non-processor bus master domain assignment.

typedef struct *\_xrdc\_processor\_domain\_assignment* xrdc\_processor\_domain\_assignment\_t  
Domain assignment for the processor bus master.

```
typedef struct _xrdc_non_processor_domain_assignment
xrdc_non_processor_domain_assignment_t
```

Domain assignment for the non-processor bus master.

```
typedef enum _xrdc_pid_lock xrdc_pid_lock_t
XRDC_PID_LK2_definition XRDC_PIDn[LK2].
```

```
typedef struct _xrdc_pid_config xrdc_pid_config_t
XRDC process identifier (PID) configuration.
```

```
typedef enum _xrdc_access_policy xrdc_access_policy_t
XRDC domain access control policy.
```

```
typedef enum _xrdc_access_config_lock xrdc_access_config_lock_t
Access configuration lock mode, the register field PDAC and MRGD LK2.
```

```
typedef enum _xrdc_excl_access_lock_config xrdc_excl_access_lock_config_t
Exclusive access lock mode configuration, the register field PDAC and MRGD EAL.
```

```
typedef struct _xrdc_periph_access_config xrdc_periph_access_config_t
XRDC peripheral domain access control configuration.
```

```
typedef enum _xrdc_mem_code_region xrdc_mem_code_region_t
XRDC memory code region indicator.
```

```
typedef enum _xrdc_access_flags_select xrdc_access_flags_select_t
XRDC domain access flags/policy select.
```

Policy: {R,W,X} Read, write, execute flags. flag = 0 : inhibits access, flag = 1 : allows access. policy => SecurePriv\_NonSecurePriv\_SecureUser\_NonSecureUsr xxx\_xxx\_xxx\_xxx => PS{R,W,X}\_PN{R,W,X}\_US{R,W,X}\_UN{R,W,X}

PS > PN > US > UN	PS > PN > US > UN
-------------------	-------------------

```
DxSEL CodeRegion = 0 CodeRegion = 1 000 000_000_000 = 0x000 000_000_000_000 =
0x000 001 ACCSET1 010 ACCSET2 011 110_000_000_000 = 0xC00 001_001_001_001 = 0x249
100 110_110_000_000 = 0xD80 111_000_000_000 = 0xE00 101 110_110_100_100 = 0xDA4
110_111_000_000 = 0xDC0 110 110_110_110_000 = 0xDB0 110_110_111_000 = 0xDB8 111
110_110_110_110 = 0xDB6 110_110_111_111 = 0DBF
```

```
typedef struct _xrdc_mem_access_config xrdc_mem_access_config_t
XRDC memory region domain access control configuration.
```

```
typedef enum _xrdc_controller xrdc_controller_t
XRDC controller definition for domain error check.
```

```
typedef enum _xrdc_error_state xrdc_error_state_t
XRDC domain error state definition XRDC_DERR_W1_n[EST].
```

```
typedef enum _xrdc_error_attr xrdc_error_attr_t
XRDC domain error attribute definition XRDC_DERR_W1_n[EATR].
```

```
typedef enum _xrdc_error_type xrdc_error_type_t
XRDC domain error access type definition XRDC_DERR_W1_n[ERW].
```

```
typedef struct _xrdc_error xrdc_error_t
XRDC domain error definition.
```

```
void XRDC_Init(XRDC_Type *base)
Initializes the XRDC module.
```

This function enables the XRDC clock.

### Parameters

- base – XRDC peripheral base address.

void XRDC\_Deinit(XRDC\_Type \*base)

De-initializes the XRDC module.

This function disables the XRDC clock.

#### Parameters

- base – XRDC peripheral base address.

FSL\_XRDC\_DRIVER\_VERSION

struct \_\_xrdc\_hardware\_config

*#include <fsl\_xrdc.h>* XRDC hardware configuration.

#### Public Members

uint8\_t masterNumber

Number of bus masters.

uint8\_t domainNumber

Number of domains.

uint8\_t pacNumber

Number of PACs.

uint8\_t mrcNumber

Number of MRCs.

struct \_\_xrdc\_processor\_domain\_assignment

*#include <fsl\_xrdc.h>* Domain assignment for the processor bus master.

#### Public Members

uint32\_t domainId

Domain ID.

uint32\_t domainIdSelect

Domain ID select method, see `xrdc_did_sel_t`.

uint32\_t pidEnable

PId enable method, see `xrdc_pid_enable_t`.

uint32\_t pidMask

PId mask.

uint32\_t \_\_pad0\_\_

Reserved.

uint32\_t pid

PId value.

uint32\_t \_\_pad1\_\_

Reserved.

uint32\_t \_\_pad2\_\_

Reserved.

uint32\_t \_\_pad3\_\_

Reserved.

uint32\_t \_\_pad4\_\_  
Reserved.

uint32\_t lock  
Lock the register.

uint32\_t \_\_pad5\_\_  
Reserved.

struct \_xrdc\_non\_processor\_domain\_assignment  
*#include <fsl\_xrdc.h>* Domain assignment for the non-processor bus master.

### Public Members

uint32\_t domainId  
Domain ID.

uint32\_t privilegeAttr  
Privileged attribute, see `xrdc_privilege_attr_t`.

uint32\_t secureAttr  
Secure attribute, see `xrdc_secure_attr_t`.

uint32\_t bypassDomainId  
Bypass domain ID.

uint32\_t \_\_pad0\_\_  
Reserved.

uint32\_t \_\_pad1\_\_  
Reserved.

uint32\_t \_\_pad2\_\_  
Reserved.

uint32\_t \_\_pad3\_\_  
Reserved.

uint32\_t lock  
Lock the register.

uint32\_t \_\_pad4\_\_  
Reserved.

struct \_xrdc\_pid\_config  
*#include <fsl\_xrdc.h>* XRDC process identifier (PID) configuration.

### Public Members

uint32\_t pid  
PID value, `PIDn[PID]`.

uint32\_t \_\_pad0\_\_  
Reserved.

uint32\_t tsmEnable  
Enable three-state model.

uint32\_t lockMode  
PIDn configuration lock mode, see `xrdc_pid_lock_t`.

uint32\_t \_\_pad1\_\_  
Reserved.

struct `_xrdc_periph_access_config`  
*#include <fsl\_xrdc.h>* XRDC peripheral domain access control configuration.

### Public Members

`xrdc_periph_t` `periph`  
Peripheral name.

`xrdc_access_config_lock_t` `lockMode`  
PDACn lock configuration.

`xrdc_excl_access_lock_config_t` `exclAccessLockMode`  
Exclusive access lock configuration.

`xrdc_access_policy_t` `policy[1]`  
Access policy for each domain.

struct `_xrdc_mem_access_config`  
*#include <fsl\_xrdc.h>* XRDC memory region domain access control configuration.

### Public Members

`xrdc_mem_t` `mem`  
Memory region descriptor name.

`xrdc_access_config_lock_t` `lockMode`  
MRGDn lock configuration.

`xrdc_access_flags_select_t` `policy[1]`  
Access policy/flags select for each domain.

`xrdc_mem_code_region_t` `codeRegion`  
Code region select. `xrdc_mem_code_region_t`.

uint32\_t `baseAddress`  
Memory region base/start address.

uint32\_t `endAddress`  
Memory region end address. The 5 LSB of end address is ignored and forced to 0x1F by hardware.

`xrdc_excl_access_lock_config_t` `exclAccessLockMode`  
Exclusive access lock configuration.

struct `_xrdc_error`  
*#include <fsl\_xrdc.h>* XRDC domain error definition.

### Public Members

`xrdc_controller_t` `controller`  
Which controller captured access violation.

uint32\_t `address`  
Access address that generated access violation.

*xrdc\_error\_state\_t* errorState

Error state.

*xrdc\_error\_attr\_t* errorAttr

Error attribute.

*xrdc\_error\_type\_t* errorType

Error type.

uint8\_t errorPort

Error port.

uint8\_t domainId

Domain ID.



## **Chapter 3**

# **Middleware**



# Chapter 4

## RTOS

### 4.1 FreeRTOS

#### 4.1.1 FreeRTOS kernel

Open source RTOS kernel for small devices.

[FreeRTOS kernel for MCUXpresso SDK Readme](#)

[FreeRTOS kernel for MCUXpresso SDK ChangeLog](#)

[FreeRTOS kernel Readme](#)

#### 4.1.2 FreeRTOS drivers

This is set of NXP provided FreeRTOS reentrant bus drivers.

#### 4.1.3 backoffalgorithm

Algorithm for calculating exponential backoff with jitter for network retry attempts.

[Readme](#)

#### 4.1.4 corehttp

C language HTTP client library designed for embedded platforms.

#### 4.1.5 corejson

JSON parser.

## Readme

### 4.1.6 coremqtt

MQTT publish/subscribe messaging library.

### 4.1.7 coremqtt-agent

The coreMQTT Agent library is a high level API that adds thread safety to the coreMQTT library.

## Readme

### 4.1.8 corepkcs11

PKCS #11 key management library.

## Readme

### 4.1.9 freertos-plus-tcp

Open source RTOS FreeRTOS Plus TCP.

## Readme